hipacc / hipacc-fpgaLinks
Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Updated 6 years ago
Alternatives and similar repositories for hipacc-fpga
Users that are interested in hipacc-fpga are comparing it to the libraries listed below
Sorting:
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- HLS branch of Halide☆76Updated 6 years ago
- ☆29Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆84Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆87Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- ☆16Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- ☆58Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- ☆58Updated 5 years ago
- ☆86Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆47Updated 10 months ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆81Updated 3 months ago
- Public release☆51Updated 5 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago