hipacc / hipacc-fpga
Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Updated 6 years ago
Alternatives and similar repositories for hipacc-fpga:
Users that are interested in hipacc-fpga are comparing it to the libraries listed below
- HLS branch of Halide☆77Updated 6 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- ☆84Updated 2 years ago
- MAERI public release☆31Updated 3 years ago
- CGRA Compilation Framework☆82Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆80Updated this week
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- DASS HLS Compiler☆27Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆15Updated 3 years ago
- ☆42Updated 3 years ago
- Floating point modules for CHISEL☆30Updated 10 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆58Updated 2 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- ☆27Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- CNN accelerator☆27Updated 7 years ago
- ☆23Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 10 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A polyhedral compiler for hardware accelerators☆55Updated 5 months ago
- ☆56Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago