hipacc / hipacc-fpga
Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for hipacc-fpga
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- HLS branch of Halide☆77Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆27Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆43Updated 5 years ago
- DASS HLS Compiler☆27Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- CGRA Compilation Framework☆81Updated last year
- ☆11Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- agile hardware-software co-design☆44Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆22Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆78Updated this week
- ☆42Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- ☆28Updated 6 years ago
- Xilinx Modifications to Halide☆9Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year