hipacc / hipacc-fpgaLinks
Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Updated 6 years ago
Alternatives and similar repositories for hipacc-fpga
Users that are interested in hipacc-fpga are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆77Updated 6 years ago
- ☆29Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆29Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ☆87Updated 2 years ago
- ☆86Updated last year
- ☆81Updated 4 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- DASS HLS Compiler☆29Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- CGRA Compilation Framework☆84Updated last year
- ☆27Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- MAERI public release☆31Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- ☆15Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Documentation for the entire CGRAFlow☆19Updated 3 years ago