hipacc / hipacc-fpga
Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for hipacc-fpga
- HLS branch of Halide☆77Updated 6 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- ☆78Updated 2 weeks ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆42Updated 3 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆84Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- ☆51Updated this week
- Spector: An OpenCL FPGA Benchmark Suite☆43Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- DASS HLS Compiler☆27Updated last year
- CGRA Compilation Framework☆81Updated last year
- Next generation CGRA generator☆106Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆27Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- ☆87Updated 8 months ago