Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
☆24Oct 8, 2018Updated 7 years ago
Alternatives and similar repositories for hipacc-fpga
Users that are interested in hipacc-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- Quickstart for Spatial language☆35Oct 1, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆20Mar 25, 2019Updated 7 years ago
- ☆62Aug 28, 2026Updated 3 weeks ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆24Apr 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Sep 14, 2020Updated 6 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- ☆82Feb 7, 2025Updated last year
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Apr 19, 2025Updated last year
- Container repository for Rigel architecture tools☆17Mar 13, 2012Updated 14 years ago
- ☆16Aug 20, 2022Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆134Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Nov 14, 2018Updated 7 years ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- Efficient Graph-Based Image Segmentation in OpenCV(C++).☆12Jul 4, 2021Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- OCaml bindings for the Integer Set Library.☆13Jun 12, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Graphviz DOT grammar for tree-sitter.☆21Oct 21, 2025Updated 10 months ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 11 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Supercompilation by Evaluation: archived for posterity. See http://github.com/batterseapower/chsc for the latest developments.☆17Sep 10, 2021Updated 5 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 7 years ago
- ☆14Aug 14, 2023Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago