lllibano / LABFT
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabilities.
☆12Updated last year
Alternatives and similar repositories for LABFT:
Users that are interested in LABFT are comparing it to the libraries listed below
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆13Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- An FPGA design for simulating biological neurons☆13Updated 9 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- sram/rram/mram.. compiler☆33Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆41Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆26Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆25Updated last month
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- CNN accelerator☆28Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- course design☆22Updated 7 years ago