lllibano / LABFTLinks
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabilities.
☆14Updated 4 months ago
Alternatives and similar repositories for LABFT
Users that are interested in LABFT are comparing it to the libraries listed below
Sorting:
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆16Updated 2 years ago
- Template for project1 TPU☆22Updated 4 years ago
- ☆72Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆77Updated 3 years ago
- SRAM☆22Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Open source process design kit for 28nm open process☆72Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- A scalable Eyeriss model in SystemC.☆33Updated 3 years ago
- ☆29Updated 6 years ago
- sram/rram/mram.. compiler☆45Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- An example Hardware Processing Engine☆12Updated 2 years ago
- ☆30Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆63Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆15Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week