lllibano / LABFT
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabilities.
☆12Updated last year
Alternatives and similar repositories for LABFT
Users that are interested in LABFT are comparing it to the libraries listed below
Sorting:
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆7Updated last year
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆9Updated 2 weeks ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆20Updated last year
- ☆27Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆18Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆14Updated 8 months ago
- CNN accelerator☆27Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago