lllibano / LABFT
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabilities.
☆12Updated 11 months ago
Alternatives and similar repositories for LABFT:
Users that are interested in LABFT are comparing it to the libraries listed below
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆12Updated 7 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 3 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 5 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 9 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- An FPGA design for simulating biological neurons☆13Updated 8 months ago
- ☆24Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆16Updated last year
- ☆33Updated this week
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆25Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- sram/rram/mram.. compiler☆32Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆18Updated 11 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year