mvgprasanth / Systolic-Array-Matrix-MultiplicationLinks
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆22Updated last year
Alternatives and similar repositories for Systolic-Array-Matrix-Multiplication
Users that are interested in Systolic-Array-Matrix-Multiplication are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆24Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆20Updated 10 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆57Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated 11 months ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 3 years ago