mvgprasanth / Systolic-Array-Matrix-Multiplication
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆13Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for Systolic-Array-Matrix-Multiplication
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- ☆26Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆16Updated 7 months ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- ☆25Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆56Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- SoC design & prototyping☆9Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago