mvgprasanth / Systolic-Array-Matrix-Multiplication
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆16Updated last year
Alternatives and similar repositories for Systolic-Array-Matrix-Multiplication:
Users that are interested in Systolic-Array-Matrix-Multiplication are comparing it to the libraries listed below
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- ☆31Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆13Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆16Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆97Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- ☆26Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆32Updated 9 years ago