mvgprasanth / Systolic-Array-Matrix-Multiplication
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆18Updated last year
Alternatives and similar repositories for Systolic-Array-Matrix-Multiplication:
Users that are interested in Systolic-Array-Matrix-Multiplication are comparing it to the libraries listed below
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆31Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- ☆17Updated 2 weeks ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆12Updated 3 weeks ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- ☆13Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 8 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- ☆16Updated last year
- ☆63Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated 11 months ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 10 months ago
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 8 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago