mvgprasanth / Systolic-Array-Matrix-Multiplication
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆12Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for Systolic-Array-Matrix-Multiplication
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- ☆26Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- eyeriss-chisel3☆38Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆27Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆10Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- ☆60Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- SRAM☆20Updated 4 years ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- ☆16Updated 7 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 8 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- An FPGA design for simulating biological neurons☆12Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆55Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago