Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆29Feb 21, 2024Updated 2 years ago
Alternatives and similar repositories for Systolic-Array-Matrix-Multiplication
Users that are interested in Systolic-Array-Matrix-Multiplication are comparing it to the libraries listed below
Sorting:
- This is a verilog implementation of 4x4 systolic array multiplier☆80Nov 2, 2020Updated 5 years ago
- 2D Systolic Array Multiplier☆25Jan 27, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ☆15Sep 16, 2022Updated 3 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- ☆20Apr 7, 2021Updated 4 years ago
- ☆10Aug 30, 2024Updated last year
- Hardened RISC-V core☆15Mar 12, 2026Updated last week
- Board definition files and initial example programs☆20Aug 7, 2021Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆20Nov 5, 2025Updated 4 months ago
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 3 months ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆12Apr 12, 2023Updated 2 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆234Mar 24, 2024Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- Quantum Binary Neural Networks☆16Oct 20, 2019Updated 6 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆12Sep 30, 2022Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆57Jan 30, 2026Updated last month
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 10 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- Artifact evaluation for HPCA'24 paper Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accele…☆11Mar 3, 2024Updated 2 years ago
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 2 months ago
- ☆11Mar 17, 2023Updated 3 years ago
- ☆21Apr 16, 2022Updated 3 years ago
- Memory Compiler Tutorial☆13Aug 2, 2022Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- ☆13Jan 28, 2026Updated last month
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- TP-PARSEC: A Task Parallel PARSEC Benchmark Suite☆11Nov 1, 2020Updated 5 years ago