mvgprasanth / Systolic-Array-Matrix-Multiplication
Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
☆13Updated 11 months ago
Alternatives and similar repositories for Systolic-Array-Matrix-Multiplication:
Users that are interested in Systolic-Array-Matrix-Multiplication are comparing it to the libraries listed below
- ☆12Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆12Updated last year
- ☆16Updated last year
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆42Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆26Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- ☆26Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- ☆16Updated 9 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated this week
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆19Updated 10 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆13Updated 11 months ago
- ☆24Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- System Verilog BootCamp☆23Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 6 months ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆22Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆23Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- ☆11Updated last week
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago