light-ly / chisel-templateLinks
自建 chisel 工程模板
☆14Updated last year
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- ☆34Updated 6 years ago
- ☆10Updated 4 years ago
- ☆51Updated 6 years ago
- ☆55Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆42Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆27Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆26Updated last year
- Advanced Architecture Labs with CVA6☆62Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated last year
- ☆29Updated 4 years ago
- HYF's high quality verilog codes☆13Updated 6 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- commit rtl and build cosim env☆15Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆20Updated 2 years ago
- ☆14Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago