This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆11Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DualCam Traffic Light Dataset created using two synchronous narrow angle and wide angle cameras.☆19Mar 21, 2024Updated 2 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆19May 26, 2021Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆82Nov 2, 2020Updated 5 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆18Dec 23, 2025Updated 4 months ago
- Architecting and Building High Speed SoCs, published by Packt☆29Jan 18, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated last month
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 11 months ago
- All You Need to Know About QDMA☆19Jun 30, 2023Updated 2 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- ☆18Jul 3, 2025Updated 9 months ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆68Jan 26, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆29Aug 15, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆31Aug 8, 2020Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- Code repository for the paper on "Predicting the Performance of Black-Box LLMs through Self-Queries".☆12Jan 9, 2025Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- FPGA创新设计大赛 全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collected resources and getting started with Azure PCIe FPGA device☆44Feb 24, 2025Updated last year
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆15Jun 28, 2025Updated 10 months ago
- An AXI DDR3 SDRAM controller for FPGA☆48Dec 30, 2023Updated 2 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆25Mar 18, 2022Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- ☆37Jun 19, 2023Updated 2 years ago
- Python scripts and datasets of the "Extremely Low-Resource Neural Machine Translation: A Case Study of Cantonese" project☆16Oct 28, 2022Updated 3 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- Visualise atomic and molecular system structures and trajectories☆14Jan 10, 2026Updated 3 months ago
- Alibaba Cloud AS02MC04 hack☆44Mar 28, 2026Updated last month
- ☆14Dec 15, 2025Updated 4 months ago
- Influence Maximization in Near-Linear Time: A Martingale Approach Scala implementation☆14Sep 3, 2018Updated 7 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆17Sep 1, 2024Updated last year
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago