This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆12Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- DualCam Traffic Light Dataset created using two synchronous narrow angle and wide angle cameras.☆19Mar 21, 2024Updated 2 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Dec 15, 2023Updated 2 years ago
- This is the verilog implementation of IEEE 754 32 bit floating point multiplier☆12Jul 12, 2020Updated 6 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 10 months ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Mar 22, 2022Updated 4 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- c++ bmp image library☆13Dec 29, 2024Updated last year
- 使用纯C语言实现sift特征匹配(on going)☆12May 16, 2018Updated 8 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 6 years ago
- Nope☆12Jan 26, 2025Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 6 years ago
- ☆27Oct 14, 2026Updated 2 weeks ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- The Verilog model for SRAM IS61WV102416 chip with timings☆10Mar 14, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- EdgeAI Electronics☆12Oct 15, 2026Updated 2 weeks ago
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 5 years ago
- 4通道CMOS相机上位机项目描述：硬件FPGA进行CMOS图像采集，通过网络传输数据，然后在PC上实现4通道CMOS图像显示；上位机可以通过界面操作完成对相机的控制。☆29Jul 21, 2018Updated 8 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆14Mar 30, 2026Updated 7 months ago
- ☆31Aug 8, 2020Updated 6 years ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago