tharinduSamare / Multicore_processor_verilog_designLinks
This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆11Updated 3 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below
Sorting:
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆11Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆20Updated 2 years ago
- ☆29Updated 4 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 3 years ago
- course design☆22Updated 7 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆14Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Digital IC design and vlsi notes☆12Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- ☆14Updated 2 years ago
- ☆10Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 5 months ago