tharinduSamare / Multicore_processor_verilog_designLinks
This is  a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆11Updated 3 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below
Sorting:
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆30Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆14Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆30Updated last week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆20Updated 2 years ago
- Complete tutorial code.☆21Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆37Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- commit rtl and build cosim env☆15Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆28Updated 8 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆17Updated 10 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago