This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆12Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- DualCam Traffic Light Dataset created using two synchronous narrow angle and wide angle cameras.☆19Mar 21, 2024Updated 2 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 8 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Architecting and Building High Speed SoCs, published by Packt☆32Jan 18, 2023Updated 3 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆87Nov 2, 2020Updated 5 years ago
- ☆26Jul 22, 2026Updated last month
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆18Jul 3, 2025Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Code repository for the paper on "Predicting the Performance of Black-Box LLMs through Self-Queries".☆12Jan 9, 2025Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- Dyamic NFT using Solidity, OpenZeppelin and Chainlink☆13Feb 22, 2023Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- All You Need to Know About QDMA☆22Jun 30, 2023Updated 3 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- ☆23Apr 24, 2026Updated 4 months ago
- ☆18Dec 13, 2022Updated 3 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- Python scripts and datasets of the "Extremely Low-Resource Neural Machine Translation: A Case Study of Cantonese" project☆16Oct 28, 2022Updated 3 years ago
- Visualise atomic and molecular system structures and trajectories☆15Jan 10, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆27Mar 18, 2022Updated 4 years ago
- Influence Maximization in Near-Linear Time: A Martingale Approach Scala implementation☆14Sep 3, 2018Updated 7 years ago
- Fastest Multichain NFT Sniper Bot automated to allow you to buy NFTs from multiple marketplace at the lowest prices and beats 85% of all …☆14Sep 19, 2022Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- ☆14Dec 15, 2025Updated 8 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 6 years ago