This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆11Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below
Sorting:
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆16May 26, 2021Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆77Nov 2, 2020Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Architecting and Building High Speed SoCs, published by Packt☆29Jan 18, 2023Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆64Jan 26, 2025Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- ☆36Jun 19, 2023Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 6 months ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆13Sep 1, 2024Updated last year
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- ☆10Jun 10, 2014Updated 11 years ago
- ☆11May 8, 2022Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- ☆13Updated this week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago