tharinduSamare / Multicore_processor_verilog_designLinks
This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
☆11Updated 3 years ago
Alternatives and similar repositories for Multicore_processor_verilog_design
Users that are interested in Multicore_processor_verilog_design are comparing it to the libraries listed below
Sorting:
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- ☆29Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Updated 5 years ago
- ☆29Updated 2 weeks ago
- ☆20Updated 2 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆34Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 8 months ago
- EE577b-Course-Project☆17Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆14Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆36Updated 6 years ago