Alternatives and similar repositories for verilog-mode:

Users that are interested in verilog-mode are comparing it to the libraries listed below

• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated last week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆127Updated last year
• svunit / svunit
  ☆197Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆247Updated last year
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆62Updated 2 weeks ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆390Updated 9 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆353Updated this week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆184Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆310Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆377Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆250Updated 3 weeks ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆198Updated 5 months ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆257Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆409Updated 6 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆172Updated 3 months ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆171Updated 2 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆290Updated 3 years ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆378Updated 5 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆196Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆531Updated last month
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆386Updated this week
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆246Updated last month
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆240Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• raysalemi / Python4RTLVerification
  ☆152Updated 2 years ago