Alternatives and similar repositories for verilog-mode:

Users that are interested in verilog-mode are comparing it to the libraries listed below

• svunit / svunit
  ☆192Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆247Updated 10 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆180Updated 7 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆254Updated 2 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆248Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆221Updated last year
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆125Updated 11 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆370Updated 6 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆552Updated this week
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆80Updated 3 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆346Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆537Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆350Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆404Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆180Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆276Updated 2 years ago
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆134Updated 6 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆178Updated 4 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆505Updated 3 years ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆373Updated 3 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆132Updated last week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆236Updated 11 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆378Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆242Updated last week
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆88Updated last year