Alternatives and similar repositories for verilog-mode

Users that are interested in verilog-mode are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆464Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 8 months ago
• svunit / svunit
  ☆208Updated 7 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆140Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆201Updated 8 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆662Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated 2 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆612Updated last week
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆201Updated 11 months ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆281Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆460Updated 4 months ago
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆61Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆191Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆384Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆427Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆444Updated 5 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆142Updated 8 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆344Updated this week
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆105Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆261Updated 3 weeks ago
• accellera-official / uvm-core
  ☆98Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆420Updated last month
• imc-trading / svlangserver
  ☆120Updated last year
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆272Updated last year
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆109Updated 11 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆275Updated 5 years ago