Alternatives and similar repositories for verilog-mode

Users that are interested in verilog-mode are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆496Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 11 months ago
• svunit / svunit
  ☆208Updated 10 months ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆204Updated 8 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆438Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆206Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆697Updated last month
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆289Updated 3 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆435Updated 4 months ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆87Updated 4 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆196Updated 3 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆634Updated last week
• accellera-official / uvm-core
  ☆109Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated this week
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆341Updated 3 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆439Updated 2 weeks ago
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆110Updated 2 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 11 months ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• accellera / uvm
  ☆60Updated 9 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆149Updated 4 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆114Updated 11 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆595Updated 4 years ago
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆61Updated 2 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago
• raysalemi / Python4RTLVerification
  ☆174Updated 3 years ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆112Updated 2 years ago