Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
☆282Jan 18, 2026Updated last month
Alternatives and similar repositories for verilog-mode
Users that are interested in verilog-mode are comparing it to the libraries listed below
Sorting:
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- Verilog Extensions for Emacs☆62Feb 25, 2026Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆146Jan 23, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- automatic-verilog based on vimscript☆283Oct 24, 2023Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆196Jan 28, 2026Updated last month
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Feb 28, 2026Updated last week
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Basic VCD comparison tool, for Verilator testing☆22Feb 24, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- The UVM written in Python☆504Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Icarus Verilog☆3,352Updated this week
- Major mode for RISC V assembly☆22Sep 16, 2022Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- SystemVerilog compiler and language services☆968Updated this week
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year