Alternatives and similar repositories for verilog-mode

Users that are interested in verilog-mode are comparing it to the libraries listed below

• svunit / svunit
  ☆208Updated 11 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆259Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆501Updated this week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆204Updated 8 years ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆87Updated 4 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆145Updated 2 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆207Updated last year
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆61Updated 2 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆446Updated last year
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆290Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆310Updated 4 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆265Updated 12 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆149Updated 4 years ago
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆110Updated 2 years ago
• accellera / uvm
  ☆60Updated 9 years ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆156Updated 7 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆443Updated last month
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆238Updated 2 years ago
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆160Updated 7 years ago
• accellera-official / uvm-core
  ☆114Updated last year
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆539Updated last year
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆216Updated 5 years ago
• raysalemi / Python4RTLVerification
  ☆175Updated 3 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆198Updated 3 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆160Updated 5 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆447Updated 3 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆357Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆442Updated 5 months ago
• VerificationExcellence / SystemVerilogAssertions
  Examples and reference for System Verilog Assertions
  ☆91Updated 8 years ago