Alternatives and similar repositories for verilog-mode:

Users that are interested in verilog-mode are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆254Updated last year
• svunit / svunit
  ☆199Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆381Updated 2 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆130Updated last year
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆185Updated 8 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated 2 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆199Updated 6 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆394Updated 9 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆313Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆568Updated last week
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆265Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆606Updated last week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆354Updated last week
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆260Updated last year
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆83Updated 3 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆172Updated 2 years ago
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆96Updated last year
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆384Updated 6 months ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆103Updated 2 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆293Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆158Updated last year
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆189Updated 4 years ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆144Updated last month
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆244Updated 11 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated last month
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆490Updated 5 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆201Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated last week