Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
☆293Sep 30, 2026Updated last month
Alternatives and similar repositories for verilog-mode
Users that are interested in verilog-mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆151Jan 23, 2024Updated 2 years ago
- Verilog Extensions for Emacs☆68Oct 21, 2026Updated 2 weeks ago
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- automatic-verilog based on vimscript☆295Oct 24, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- Verdi like, verilog code signal trace and show hierarchy script☆20Oct 16, 2019Updated 7 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆115Oct 31, 2023Updated 3 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- SystemVerilog language server☆587Updated this week
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- SystemVerilog compiler and language services☆1,176Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- Icarus Verilog☆3,721Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,060Updated this week
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- YAMM package repository☆35Mar 20, 2023Updated 3 years ago
- VHDL Extensions for Emacs☆37Oct 20, 2026Updated 2 weeks ago
- ☆15May 10, 2019Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated last year
- ☆19Jun 2, 2025Updated last year
- The UVM written in Python☆573Updated this week