jacky860226 / ICCAD-2021-B
ICCAD-2021-B
☆12Updated 3 years ago
Alternatives and similar repositories for ICCAD-2021-B:
Users that are interested in ICCAD-2021-B are comparing it to the libraries listed below
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated 3 weeks ago
- iccad contest 2022 problem B☆14Updated 2 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- ☆20Updated 3 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- ☆22Updated 5 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- ☆30Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- ☆38Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- ☆24Updated last year
- IC-contest 2012~2024☆16Updated 11 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆14Updated last week
- ☆77Updated 3 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆35Updated 5 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆44Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆43Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆131Updated 2 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- EDA physical synthesis optimization kit☆52Updated last year
- Artificial Netlist Generator☆38Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated 2 years ago