jacky860226 / ICCAD-2021-B
ICCAD-2021-B
☆12Updated 3 years ago
Alternatives and similar repositories for ICCAD-2021-B:
Users that are interested in ICCAD-2021-B are comparing it to the libraries listed below
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- ☆20Updated last month
- ☆24Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆44Updated last year
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆82Updated last year
- ☆52Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- ☆29Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 4 months ago
- ☆28Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 6 months ago
- Timing prediction dataset download and instructions.☆13Updated last year
- ☆19Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- Artificial Netlist Generator☆36Updated 11 months ago
- DATC RDF☆49Updated 4 years ago
- ☆13Updated 5 months ago
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆75Updated last month
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆11Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆39Updated last month
- ☆31Updated last year