fluctlight001 / cpu_for_nscscc2020View external linksLinks
2020龙芯杯个人赛 简易双发射60M(含ibuffer)
☆41Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for cpu_for_nscscc2020
Users that are interested in cpu_for_nscscc2020 are comparing it to the libraries listed below
Sorting:
- 龙芯杯2021个人赛决赛最终代码☆11Sep 1, 2021Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆47Aug 22, 2022Updated 3 years ago
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Mar 6, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated 2 weeks ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- CPU敏捷开发框架(龙芯杯2024)☆25Sep 6, 2024Updated last year
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆76Mar 19, 2024Updated last year
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- 2023龙芯杯mips赛道作品☆14Dec 23, 2023Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated 6 months ago
- ☆11Sep 23, 2023Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯(NSCSCC)个人赛参赛作品。☆36Apr 24, 2025Updated 9 months ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆18Aug 20, 2024Updated last year
- ☆13Oct 26, 2022Updated 3 years ago
- 重庆大学成绩监控☆17Jun 28, 2021Updated 4 years ago
- Examine and discover LoongArch instructions☆22Jul 11, 2025Updated 7 months ago
- A fast compiler for SysY code☆19Aug 22, 2022Updated 3 years ago
- ☆92Sep 30, 2025Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago