fluctlight001 / cpu_for_nscscc2020Links
2020龙芯杯个人赛 简易双发射60M(含ibuffer)
☆35Updated 4 years ago
Alternatives and similar repositories for cpu_for_nscscc2020
Users that are interested in cpu_for_nscscc2020 are comparing it to the libraries listed below
Sorting:
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆58Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆35Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆19Updated 11 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 3 months ago
- ☆66Updated 11 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- NSCSCC 信息整合☆249Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- ☆73Updated 2 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- ☆27Updated 5 months ago
- ☆151Updated last month
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Documentation for XiangShan Design☆29Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆22Updated 7 months ago
- ☆86Updated 2 months ago