fluctlight001 / cpu_for_nscscc2020
2020龙芯杯个人赛 简易双发射60M(含ibuffer)
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cpu_for_nscscc2020
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 8 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆22Updated 7 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- ☆59Updated 3 months ago
- ☆31Updated last year
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆8Updated 7 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆114Updated 3 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- ☆41Updated 3 months ago
- ☆76Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆68Updated last year
- ☆10Updated 2 months ago
- ☆52Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆113Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆24Updated 3 months ago
- NSCSCC 信息整合☆219Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆51Updated 7 months ago
- 2023龙芯杯mips赛道作品☆11Updated 10 months ago
- A classic five stage pipelined processor☆13Updated 7 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year