Alternatives and similar repositories for GenshinCPU:

Users that are interested in GenshinCPU are comparing it to the libraries listed below

• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• OpenXiangShan / GEM5
  ☆74Updated this week
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated last year
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆57Updated last year
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆58Updated 2 years ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆72Updated 5 months ago
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆27Updated 2 years ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated 11 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆48Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• PolyArch / gem-forge-framework
  ☆24Updated last year
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆20Updated 2 months ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆41Updated 4 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 3 months ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆25Updated 2 months ago
• pku-liang / hestia
  ☆12Updated last month
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆35Updated 7 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆32Updated last year
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• SamAinsworth / gem5-triangel
  ☆11Updated last week
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 2 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆16Updated this week