Maxpicca-Li / CDIMLinks
CQU Dual Issue Machine
☆37Updated last year
Alternatives and similar repositories for CDIM
Users that are interested in CDIM are comparing it to the libraries listed below
Sorting:
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 给NEMU移植Linux Kernel!☆21Updated 4 months ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- Pick your favorite language to verify your chip.☆70Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- ☆58Updated last week
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- ☆29Updated 9 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆22Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated this week
- ☆20Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- A fork of Xiangshan for AI☆30Updated last week
- nscscc2018☆26Updated 7 years ago