Maxpicca-Li / CDIMLinks
CQU Dual Issue Machine
☆37Updated last year
Alternatives and similar repositories for CDIM
Users that are interested in CDIM are comparing it to the libraries listed below
Sorting:
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆55Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- gem5 FS模式实验手册☆44Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆31Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- ☆67Updated last year
- ☆22Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- ☆20Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Xiangshan deterministic workloads generator☆20Updated 4 months ago
- ☆30Updated 8 months ago
- ☆83Updated 5 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆42Updated last week
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- ☆67Updated 7 months ago