CQU Dual Issue Machine
☆38Jun 23, 2024Updated last year
Alternatives and similar repositories for CDIM
Users that are interested in CDIM are comparing it to the libraries listed below
Sorting:
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- 重庆大学操作系统课程实验文档☆20Dec 7, 2025Updated 2 months ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- 重庆大学计组（硬综）拓展实验；☆21Nov 25, 2020Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- ☆13May 8, 2025Updated 9 months ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- ☆10Nov 12, 2019Updated 6 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- NSCSCC 信息整合☆251Feb 23, 2021Updated 5 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- ☆23Jun 14, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago