Maxpicca-Li / CDIMLinks
CQU Dual Issue Machine
☆36Updated last year
Alternatives and similar repositories for CDIM
Users that are interested in CDIM are comparing it to the libraries listed below
Sorting:
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆25Updated 10 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- ☆31Updated last week
- 给NEMU移植Linux Kernel!☆18Updated 3 weeks ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆19Updated 10 months ago
- ☆26Updated 5 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- ☆34Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- Documentation for XiangShan Design☆27Updated 3 weeks ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- ☆35Updated last year
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆12Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- Xiangshan deterministic workloads generator☆19Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago