ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-BeginnersLinks
☆22Updated 3 years ago
Alternatives and similar repositories for SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
Users that are interested in SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners are comparing it to the libraries listed below
Sorting:
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- NJU Virtual Board☆297Updated 3 months ago
- ☆159Updated this week
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated last week
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆192Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆180Updated 4 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 8 months ago
- ☆14Updated 5 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated 2 weeks ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆611Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- NSCSCC 信息整合☆252Updated 4 years ago
- ☆67Updated last year
- 复旦大学FDU1.1队在第四届“龙 芯杯”的参赛作品☆44Updated 5 years ago
- PLCT工具箱☆30Updated 3 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆21Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆133Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 10 months ago
- ☆17Updated last year
- ☆29Updated 11 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated 2 weeks ago
- ☆91Updated 2 months ago
- ☆64Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆165Updated this week
- A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.☆89Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago