Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
☆45Jul 25, 2024Updated last year
Alternatives and similar repositories for LainCore
Users that are interested in LainCore are comparing it to the libraries listed below
Sorting:
- ☆22Aug 11, 2024Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- ☆17Jun 24, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 6 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆30May 2, 2025Updated 9 months ago
- ☆30Jan 23, 2025Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆17Dec 25, 2022Updated 3 years ago
- ☆16Jul 31, 2024Updated last year
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- 北京航空航天大学 BUAA LaTeX Beamer 非官方主题☆36Mar 31, 2025Updated 11 months ago
- A minimal user-space OSPF implementation on Linux based on Raw Sockets | BUAA 计网实验 套件三项目☆19Jul 5, 2023Updated 2 years ago
- Tiny simple things inside the kernel☆27Jun 12, 2025Updated 8 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Build mini linux for your own RISC-V emulator!☆23Sep 11, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- ☆13May 8, 2025Updated 9 months ago
- ☆14Dec 27, 2024Updated last year
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago