LainChip / LainCoreLinks
Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
☆41Updated 10 months ago
Alternatives and similar repositories for LainCore
Users that are interested in LainCore are comparing it to the libraries listed below
Sorting:
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆24Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆35Updated last year
- ☆19Updated 9 months ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆67Updated 3 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Pick your favorite language to verify your chip.☆49Updated this week
- ☆17Updated 3 years ago
- Xiangshan deterministic workloads generator☆19Updated 2 weeks ago
- Lower chisel memories to SRAM macros☆12Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- 给NEMU移植Linux Kernel!☆18Updated last week
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 8 months ago
- ☆22Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- A Flexible Cache Architectural Simulator☆14Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago