LainChip / LainCoreLinks
Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
☆45Updated last year
Alternatives and similar repositories for LainCore
Users that are interested in LainCore are comparing it to the libraries listed below
Sorting:
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated last week
- CQU Dual Issue Machine☆38Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 2 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Pick your favorite language to verify your chip.☆74Updated last week
- ☆64Updated 2 months ago
- The 'missing header' for Chisel☆22Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- ☆20Updated last year
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- My RV64 CPU (Work in progress)☆19Updated 3 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 8 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 11 months ago
- Modern co-simulation framework for RISC-V CPUs☆166Updated this week
- ☆29Updated 11 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆87Updated last year