cyyself / cyyrv64Links
My RV64 CPU (Work in progress)
☆19Updated 2 years ago
Alternatives and similar repositories for cyyrv64
Users that are interested in cyyrv64 are comparing it to the libraries listed below
Sorting:
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 2 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- nscscc2018☆26Updated 6 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- RV32I by cats☆16Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- PLCT工具箱☆31Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Documentation for Digital Design course☆20Updated 2 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 6 months ago
- ☆17Updated 3 years ago