A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.
☆16Mar 7, 2026Updated this week
Alternatives and similar repositories for review
Users that are interested in review are comparing it to the libraries listed below
Sorting:
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- Data Points Oriented Online Judge system for OO course☆35Jun 15, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Mars with BUAA CO extension by Toby Shi☆40Nov 20, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆46May 31, 2023Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- ETH Computer Architecture - Fall 2020☆12Feb 26, 2021Updated 5 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- ☆18Jun 4, 2025Updated 9 months ago
- ☆10Nov 27, 2024Updated last year
- Travel around the world without barriers: RoadArchitect automatically scans your world, finds villages, and other structures, and then la…☆14Nov 9, 2025Updated 4 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- PKUAutoElective 服务器容器部署☆12Feb 23, 2024Updated 2 years ago
- A comprehensive tutorial for the Idris2 programming language☆26Feb 27, 2026Updated last week
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆12Feb 13, 2018Updated 8 years ago
- ☆27Feb 27, 2025Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- jump to a place when progam runs to the max instruction number☆15Dec 14, 2023Updated 2 years ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Create custom terrain block by block in minecraft☆14Apr 27, 2020Updated 5 years ago
- ☆33Oct 21, 2025Updated 4 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- ☆66Aug 5, 2024Updated last year
- A simple and fast RISC-V JIT emulator.☆156Aug 21, 2024Updated last year
- ☆35Oct 14, 2025Updated 4 months ago
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆22Jun 12, 2024Updated last year
- San Andreas Multiplayer for Mobile.☆17Aug 5, 2020Updated 5 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month