pku-lemonade / reviewLinks
A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.
☆16Updated this week
Alternatives and similar repositories for review
Users that are interested in review are comparing it to the libraries listed below
Sorting:
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 10 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆342Updated last week
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆114Updated 3 months ago
- ☆66Updated last year
- ☆90Updated 2 months ago
- ☆126Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- ☆21Updated 4 months ago
- Research about dataflow architecture☆12Updated 2 years ago
- ☆48Updated last year
- ☆123Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- DRA+RISC-V Exploration Framework☆19Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- ☆24Updated 9 months ago
- ☆17Updated last year
- ☆92Updated 4 months ago
- Course Project for High Level Chip Design (高层次芯片设计)☆18Updated last year
- RTL generator for SpGEMM☆10Updated 4 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆55Updated last year
- ☆56Updated 2 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆220Updated 2 months ago