Alternatives and similar repositories for review

Users that are interested in review are comparing it to the libraries listed below

• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆32Updated 3 years ago
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆81Updated 9 months ago
• OSCPU / yosys-sta
  ☆89Updated last month
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆30Updated 2 years ago
• 0xtaruhi / Rabbit
  ☆21Updated 3 months ago
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆316Updated last week
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆107Updated 8 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆192Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆70Updated 2 years ago
• sfu-arch / SPAGHETTI
  RTL generator for SpGEMM
  ☆10Updated 4 years ago
• BUAA-CI-LAB / BHLA.README
  ☆17Updated last year
• kelvin0207 / SparSynergy
  Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…
  ☆22Updated 9 months ago
• VCA-EPFL / FSA
  FSA: Fusing FlashAttention within a Single Systolic Array
  ☆81Updated 4 months ago
• huweim / dataflow_architecture
  Research about dataflow architecture
  ☆12Updated 2 years ago
• OpenXiangShan / GEM5
  ☆120Updated this week
• lixixi-jook / PIMSYN-NN
  An Automatic Synthesis Tool for PIM-based CNN Accelerators.
  ☆16Updated last year
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆46Updated 2 years ago
• BUAA-CI-LAB / Literatures-on-SRAM-based-CIM
  A reading list for SRAM-based Compute-In-Memory (CIM) research.
  ☆109Updated 2 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated 2 years ago
• scalesim-project / scale-sim-v3
  ☆51Updated last month
• xcw-1010 / HLSPilot
  ☆46Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 7 months ago
• dhschall / LLBP
  Branch predictor simulation framework for the Last-Level Branch Predictor
  ☆33Updated 3 weeks ago
• scale-snu / attacc_simulator
  ☆117Updated last year
• yhqiu16 / FDRA
  DRA+RISC-V Exploration Framework
  ☆18Updated last year
• topanitanw / Cacti-7.0
  ☆20Updated 8 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆72Updated 2 years ago
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆434Updated last year
• sjtu-zhao-lab / pom
  An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
  ☆54Updated last year