Alternatives and similar repositories for NSCSCC-2022

Users that are interested in NSCSCC-2022 are comparing it to the libraries listed below

• fluctlight001 / cpu_for_nscscc2022_single

  View on GitHub
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆48Aug 22, 2022Updated 3 years ago
• isnthzy / nscscc2024-liangyi

  View on GitHub
  nscscc2024，HPU河南理工大学参赛作品，两仪处理器
  ☆11Aug 24, 2024Updated last year
• MrAMS / Nagi

  View on GitHub
  CPU敏捷开发框架（龙芯杯2024）
  ☆25Sep 6, 2024Updated last year
• CSerht / NSCSCC2021FinalCode

  View on GitHub
  龙芯杯2021个人赛决赛最终代码
  ☆11Sep 1, 2021Updated 4 years ago
• fluctlight001 / nscscc2022_single_tools

  View on GitHub
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆62Mar 6, 2024Updated last year
• MrAMS / NagiCore

  View on GitHub
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆25Jan 25, 2026Updated 2 weeks ago
• 77Adog / nscscc24_single_loongarch

  View on GitHub
  2024年第八届龙芯杯 LA 个人赛二等奖参赛作品
  ☆23Aug 20, 2024Updated last year
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆41Aug 24, 2020Updated 5 years ago
• panxuc / xucpu

  View on GitHub
  NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖
  ☆14Aug 17, 2024Updated last year
• ffhh927 / NSCSCC-2023-mips

  View on GitHub
  2023龙芯杯mips赛道作品
  ☆14Dec 23, 2023Updated 2 years ago
• HeliosXCore / HeliosXCore

  View on GitHub
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Mar 8, 2024Updated last year
• isnthzy / lightsss-chiplab

  View on GitHub
  本项目已被合并至官方Chiplab中
  ☆13Jan 13, 2025Updated last year
• Clo91eaf / PUA-MIPS

  View on GitHub
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆13Mar 29, 2025Updated 10 months ago
• rand-fly / nscscc2023

  View on GitHub
  ☆17Jun 24, 2024Updated last year
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Oct 31, 2024Updated last year
• xiazhuo / nscc2022_personal

  View on GitHub
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆76Mar 19, 2024Updated last year
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Nov 24, 2025Updated 2 months ago
• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Aug 29, 2023Updated 2 years ago
• iFuProcessor / iFuCore

  View on GitHub
  ☆22Aug 11, 2024Updated last year
• tastynoob / aura-core

  View on GitHub
  "aura" my super-scalar O3 cpu core
  ☆25May 25, 2024Updated last year
• youyc22 / chat

  View on GitHub
  a website for accessing many models through api（deepseek、Qwen、Hunyuan etc.）
  ☆17Jul 12, 2025Updated 7 months ago
• ykykzq / SimpleCPU

  View on GitHub
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。
  ☆36Apr 24, 2025Updated 9 months ago
• fluctlight001 / Generic-Cache-Module

  View on GitHub
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆30Mar 13, 2024Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC

  View on GitHub
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Apr 13, 2025Updated 10 months ago
• LainChip / LainCore

  View on GitHub
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Jul 25, 2024Updated last year
• chipsalliance / espresso

  View on GitHub
  ☆42Dec 5, 2025Updated 2 months ago
• HIT-MaRiver-mips / cpucore-mariver

  View on GitHub
  ☆35Aug 22, 2023Updated 2 years ago
• The-OpenROAD-Project / bazel-orfs

  View on GitHub
  ☆21Feb 2, 2026Updated last week
• google-ml-infra / rules_ml_toolchain

  View on GitHub
  ☆24Feb 6, 2026Updated last week
• AlwenXXD / nscscc2021

  View on GitHub
  龙芯杯21个人赛作品
  ☆36Sep 15, 2021Updated 4 years ago
• zymelaii / nwpu-lab-crate

  View on GitHub
  西工大 DL/CS 软件类实验合集
  ☆50Jun 9, 2025Updated 8 months ago
• CODA-Team / TaiWei

  View on GitHub
  Taiwei-3D-Flow
  ☆37Updated this week
• DragonAura / EE_DA_OJ

  View on GitHub
  2022 秋季学期清华大学电子系数据与算法课程 OJ 参考解答
  ☆10Jun 18, 2023Updated 2 years ago
• vproc / vicuna2_core

  View on GitHub
  RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
  ☆16Feb 2, 2026Updated last week
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated last year
• OSCPU / archbench

  View on GitHub
  ☆11Dec 23, 2025Updated last month
• luuhwy / VNEC

  View on GitHub
  VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs
  ☆10Feb 6, 2024Updated 2 years ago
• fm4dd / gatemate-riscv

  View on GitHub
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆14Feb 26, 2025Updated 11 months ago
• comparch-security / FlexiCAS

  View on GitHub
  A Flexible Cache Architectural Simulator
  ☆16Sep 16, 2025Updated 4 months ago