Sevenqi7 / NSCSCC-2022
2022龙芯杯个人赛三等奖作品
☆13Updated last year
Alternatives and similar repositories for NSCSCC-2022:
Users that are interested in NSCSCC-2022 are comparing it to the libraries listed below
- 顺序单/双发射LA32R处理器 (龙芯 杯2024) A LA32R CPU in chisel☆15Updated 4 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated this week
- ☆17Updated 7 months ago
- ☆24Updated 2 months ago
- ☆34Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Build mini linux for your own RISC-V emulator!☆19Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- ☆63Updated 7 months ago
- ☆82Updated last month
- ☆62Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆77Updated last year
- 本项目已被合并至官方Chiplab中☆10Updated 2 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆14Updated 6 months ago
- Documentation for XiangShan Design☆20Updated this week
- ☆17Updated last week
- ☆11Updated 9 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- ☆62Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆130Updated 9 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- ☆11Updated last month
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 weeks ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆13Updated 3 months ago