iFuProcessor / iFuCoreLinks
☆20Updated last year
Alternatives and similar repositories for iFuCore
Users that are interested in iFuCore are comparing it to the libraries listed below
Sorting:
- ☆35Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- ☆83Updated 5 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 2 weeks ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- ☆67Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 6 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆24Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- ☆29Updated 8 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago
- ☆16Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- CQU Dual Issue Machine☆37Updated last year
- ☆55Updated last week
- A fork of Xiangshan for AI☆29Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆179Updated 11 months ago
- ☆17Updated last year
- ☆32Updated 2 months ago