☆22Aug 11, 2024Updated last year
Alternatives and similar repositories for iFuCore
Users that are interested in iFuCore are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- ☆17Jun 24, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆23Sep 11, 2024Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆30Jan 23, 2025Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆17Dec 25, 2022Updated 3 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- ☆16Jul 31, 2024Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆33May 29, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- Community's fork of Loongson PMON bootloader☆36Jun 14, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆31Nov 8, 2024Updated last year
- simple RISC-V 64bit emulator, which can boot linux kernel.☆11Oct 16, 2023Updated 2 years ago