☆23Aug 11, 2024Updated last year
Alternatives and similar repositories for iFuCore
Users that are interested in iFuCore are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆26Sep 6, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- ☆17Jun 24, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- ☆16Mar 13, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 3 months ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆20Aug 20, 2024Updated last year
- ☆30Jan 23, 2025Updated last year
- 东秦第五届龙芯班仓库☆10Oct 22, 2023Updated 2 years ago
- ☆16Jul 31, 2024Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆17Dec 25, 2022Updated 3 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Zircon CPU in 2024☆11Nov 21, 2025Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆33May 29, 2024Updated last year
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Mar 12, 2026Updated last week
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago