Alternatives and similar repositories for x86-smpboot:

Users that are interested in x86-smpboot are comparing it to the libraries listed below

• KireinaHoro / khemu
  Binary translation in Rust
  ☆11Updated 4 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆34Updated 4 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆30Updated 4 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆20Updated last week
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆16Updated last year
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• losfair / Violet
  Superscalar RISC-V processor written in Clash.
  ☆34Updated 2 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• Fugoes / yaay-rs
  Yet Another AsYnc runtime for RuSt.
  ☆34Updated 5 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• LemonHX / ioring-rs
  ioring wrapper for windows-rs
  ☆21Updated 2 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆31Updated 8 months ago
• rcore-os / riscv-sbi-rt
  A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.
  ☆18Updated 3 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 4 months ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated last month
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated 2 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• TrivialCompiler / Talk
  Tex source for talk slide.
  ☆10Updated 4 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• rcore-os / ext2-rs
  An implementation of ext2 filesystem in Rust
  ☆15Updated 3 years ago
• HUST-OS / luojia-os-labs-v2
  洛佳的异步内核实验室，第二版
  ☆13Updated 3 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago