huang-jl / LLCL-MIPSLinks
LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作品)
☆36Updated 3 years ago
Alternatives and similar repositories for LLCL-MIPS
Users that are interested in LLCL-MIPS are comparing it to the libraries listed below
Sorting:
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- ☆35Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- ☆34Updated 5 years ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆19Updated 9 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆14Updated last year
- ☆67Updated 3 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- ☆66Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated 11 months ago
- 计算机组成原理课程32位监控程序☆48Updated 5 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- ☆64Updated last month