huang-jl / LLCL-MIPSLinks
LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作品)
☆37Updated 4 years ago
Alternatives and similar repositories for LLCL-MIPS
Users that are interested in LLCL-MIPS are comparing it to the libraries listed below
Sorting:
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- CQU Dual Issue Machine☆38Updated last year
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆35Updated 2 years ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Updated 4 years ago
- ☆35Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- ☆22Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Updated 5 years ago
- Our repository for NSCSCC☆19Updated 11 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago
- 重庆大学硬件综合设计课程实验文档☆44Updated 6 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 6 years ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- ☆24Updated 2 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last month
- BOOM's Simulation Accelerator.☆13Updated 4 years ago
- Yet another toy CPU.☆92Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 10 months ago
- ☆71Updated this week
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- A fork of Xiangshan for AI☆36Updated last week