huang-jl / LLCL-MIPSLinks
LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作品)
☆36Updated 3 years ago
Alternatives and similar repositories for LLCL-MIPS
Users that are interested in LLCL-MIPS are comparing it to the libraries listed below
Sorting:
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- CQU Dual Issue Machine☆35Updated last year
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago