huang-jl / LLCL-MIPSLinks
LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作品)
☆37Updated 3 years ago
Alternatives and similar repositories for LLCL-MIPS
Users that are interested in LLCL-MIPS are comparing it to the libraries listed below
Sorting:
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- CQU Dual Issue Machine☆37Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- ☆35Updated 2 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆35Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 我的一生一芯项目☆16Updated 3 years ago
- MIT6.175 & MIT6.375 Study Notes☆43Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 6 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Our repository for NSCSCC☆19Updated 7 months ago
- ☆20Updated last year
- Naïve MIPS32 SoC implementation☆116Updated 5 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- ☆24Updated last year
- gem5 FS模式实验手册☆44Updated 2 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated last year
- nscscc2018☆26Updated 6 years ago