HIT-MaRiver-mips/cpucore-mariver external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

HIT-MaRiver-mips/cpucore-mariver

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/HIT-MaRiver-mips/cpucore-mariver)

Close

HIT-MaRiver-mips / cpucore-mariverView on GitHubMore

• External links
• Readme badge

☆35Aug 22, 2023Updated 2 years ago

Alternatives and similar repositories for cpucore-mariver

Users that are interested in cpucore-mariver are comparing it to the libraries listed below

• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Aug 29, 2023Updated 2 years ago
• Tanggling / BOOMCore

  View on GitHub
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆17Sep 29, 2024Updated last year
• NoAXI / NoAXI-LoongArch-CPU

  View on GitHub
  Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品
  ☆23Sep 14, 2024Updated last year
• iFuProcessor / iFuCore

  View on GitHub
  ☆23Aug 11, 2024Updated last year
• Clo91eaf / PUA-MIPS

  View on GitHub
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆13Mar 29, 2025Updated 11 months ago
• rand-fly / nscscc2023

  View on GitHub
  ☆17Jun 24, 2024Updated last year
• LainChip / LainCore

  View on GitHub
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Jul 25, 2024Updated last year
• isnthzy / nscscc2024-liangyi

  View on GitHub
  nscscc2024，HPU河南理工大学参赛作品，两仪处理器
  ☆11Aug 24, 2024Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC

  View on GitHub
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Apr 13, 2025Updated 10 months ago
• gmlayer0 / wired

  View on GitHub
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆32Aug 9, 2024Updated last year
• zhhangBian / BOOM_chip

  View on GitHub
  乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四
  ☆19Aug 20, 2024Updated last year
• amadeus-mips / amadeus-mips

  View on GitHub
  ☆14Nov 23, 2020Updated 5 years ago
• fluctlight001 / Generic-Cache-Module

  View on GitHub
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆30Mar 13, 2024Updated last year
• arch-simulator-sig / advanced-computer-architecture

  View on GitHub
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆200Oct 14, 2024Updated last year
• MrAMS / NagiCore

  View on GitHub
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆25Jan 25, 2026Updated last month
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Oct 31, 2024Updated last year
• CmdBlockZQG / rvcore-mini-linux

  View on GitHub
  Build mini linux for your own RISC-V emulator!
  ☆24Sep 11, 2024Updated last year
• comparch-security / FlexiCAS

  View on GitHub
  A Flexible Cache Architectural Simulator
  ☆17Sep 16, 2025Updated 5 months ago
• madsys-dev / Falcon

  View on GitHub
  Falcon: Fast OLTP Engine for Persistent Cache and Non-Volatile Memory
  ☆11Nov 1, 2023Updated 2 years ago
• tastynoob / aura-core

  View on GitHub
  "aura" my super-scalar O3 cpu core
  ☆25May 25, 2024Updated last year
• cyyself / soc-simulator

  View on GitHub
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆51Dec 18, 2025Updated 2 months ago
• THUSE-Course / course-index

  View on GitHub
  ☆10Mar 3, 2026Updated last week
• Kumonda221-CrO3 / gitlab-runner-vivado

  View on GitHub
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Oct 27, 2022Updated 3 years ago
• Sevenqi7 / NSCSCC-2022

  View on GitHub
  2022龙芯杯个人赛三等奖作品
  ☆14Oct 11, 2023Updated 2 years ago
• Invalid-Syntax-NSCSCC / invalid-cpu

  View on GitHub
  CPU source code for NSCSCC 2023
  ☆14Aug 26, 2023Updated 2 years ago
• isnthzy / lightsss-chiplab

  View on GitHub
  本项目已被合并至官方Chiplab中
  ☆13Jan 13, 2025Updated last year
• zeal4u / PMP

  View on GitHub
  About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.
  ☆14Mar 1, 2023Updated 3 years ago
• OpenXiangShan / XiangShan-Design-Doc

  View on GitHub
  Documentation for XiangShan Design
  ☆42Feb 3, 2026Updated last month
• Maxpicca-Li / CDIM

  View on GitHub
  CQU Dual Issue Machine
  ☆38Jun 23, 2024Updated last year
• Seeker0472 / ysyx-linux

  View on GitHub
  给NEMU移植Linux Kernel!
  ☆22Jun 1, 2025Updated 9 months ago
• Byte-OS / polyhal

  View on GitHub
  ☆21May 30, 2025Updated 9 months ago
• Enter-tainer / wavy

  View on GitHub
  Run wavedrom in typst
  ☆18Apr 9, 2025Updated 11 months ago
• Anillc / Yuri

  View on GitHub
  A riscv emulator.
  ☆19Feb 5, 2024Updated 2 years ago
• MrAMS / Nagi

  View on GitHub
  CPU敏捷开发框架（龙芯杯2024）
  ☆25Sep 6, 2024Updated last year
• rick-heig / nvme_csd

  View on GitHub
  A Portable Linux-based Firmware for NVMe Computational Storage Devices
  ☆31Jun 10, 2025Updated 9 months ago
• LearningOS / uCore-Tutorial-Code-2022S

  View on GitHub
  ☆15Mar 29, 2023Updated 2 years ago
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆23Nov 24, 2025Updated 3 months ago
• thu-cs-lab / supervisor-rv

  View on GitHub
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆127Dec 4, 2025Updated 3 months ago
• OpenXiangShan / CoupledL2

  View on GitHub
  Open-source non-blocking L2 cache
  ☆54Updated this week