🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.
☆21Apr 10, 2021Updated 4 years ago
Alternatives and similar repositories for branch-prediction-programming
Users that are interested in branch-prediction-programming are comparing it to the libraries listed below
Sorting:
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Dec 29, 2018Updated 7 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- HITsz LUG 周报☆20Jul 11, 2023Updated 2 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21May 7, 2018Updated 7 years ago
- 用Rust语言重新设计与实现xv6☆35Mar 7, 2022Updated 3 years ago
- Repository of HITSZ OSA Wiki☆42Nov 19, 2025Updated 3 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- lab solutions of ICS course☆10Jan 20, 2013Updated 13 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- 📚 LaTeX templates and tools for creating beautiful, structured documents 📝☆14Oct 24, 2025Updated 4 months ago
- 🎉My Collections of CUDA Kernels~☆11Jun 25, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- ☆11May 30, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆11Jun 11, 2021Updated 4 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- Self implementation of course projects for Computer Architecture 2022 Spring☆11Sep 17, 2022Updated 3 years ago
- Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research☆17Updated this week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆11Jun 9, 2023Updated 2 years ago
- ☆12Jan 22, 2026Updated last month
- Low level access to BCM2837 SoC on Raspberry Pi 3 Model B/B+☆14Feb 23, 2021Updated 5 years ago
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆12Aug 8, 2021Updated 4 years ago
- ☆20Feb 18, 2026Updated 2 weeks ago