saivittalb / branch-prediction-programming
🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.
☆14Updated 3 years ago
Alternatives and similar repositories for branch-prediction-programming:
Users that are interested in branch-prediction-programming are comparing it to the libraries listed below
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆11Updated 2 years ago
- gem5 相关中文笔记☆14Updated 3 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- ☆18Updated last year
- Xiangshan deterministic workloads generator☆16Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- ☆17Updated last year
- An almost empty chisel project as a starting point for hardware design☆30Updated 3 weeks ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆17Updated 6 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆29Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆16Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆14Updated 10 months ago
- gem5 FS模式实验手册☆33Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- CQU Dual Issue Machine☆35Updated 7 months ago
- ☆21Updated 3 years ago
- ☆21Updated 2 years ago
- data preprocessing scripts for gem5 output☆17Updated last month
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆12Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- ☆17Updated 2 years ago