z4yx / vivado-docker

Related projects: ⓘ

• chipsalliance / chisel-nix
  Nix scripts used to manage the chisel projects.
  ☆19Updated this week
• chipsalliance / espresso
  ☆34Updated 7 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆27Updated 8 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆54Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆31Updated 9 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆15Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆31Updated this week
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆24Updated last month
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 5 months ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆18Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 months ago
• chipsalliance / tilelink
  ☆23Updated 7 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆18Updated 6 months ago
• chipsalliance / rocket
  The working draft to split rocket core out from rocket chip
  ☆14Updated 8 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆15Updated this week
• riscv / virtual-memory
  ☆34Updated 3 years ago
• yamak / axi-nodes
  ☆19Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated last year
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆16Updated 8 months ago
• sequencer / arithmetic
  ☆31Updated 7 months ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• SamAinsworth / gem5-triangel
  ☆9Updated 5 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆23Updated 4 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆15Updated 2 weeks ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆10Updated 5 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated last year