z4yx / vivado-dockerLinks
Dockerfile with Vivado for CI
☆27Updated 5 years ago
Alternatives and similar repositories for vivado-docker
Users that are interested in vivado-docker are comparing it to the libraries listed below
Sorting:
- Nix template for the chisel-based industrial designing flows.☆47Updated 6 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated this week
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- ☆41Updated 4 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- chipyard in mill :P☆77Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- Microarchitecture diagrams of several CPUs☆43Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆40Updated 2 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- CQU Dual Issue Machine☆37Updated last year
- ☆17Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- ☆39Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- ☆33Updated 7 months ago
- A prototype GUI for chisel-development☆51Updated 5 years ago