mariobadr / synfull-isca
Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour
☆11Updated 5 years ago
Related projects: ⓘ
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆56Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- ☆83Updated 7 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- ☆23Updated 3 years ago
- ☆11Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- ☆19Updated last year
- ☆31Updated 3 years ago
- CGRA framework with vectorization support.☆18Updated 5 months ago