Alternatives and similar repositories for gem5-runahead

Users that are interested in gem5-runahead are comparing it to the libraries listed below

• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 3 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 4 years ago
• miaochenlu / Gem5_tutorials
  ☆22Updated 2 months ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆45Updated 2 years ago
• kuczmmar / Runahead
  Running ahead of memory latency - Part II project
  ☆10Updated 3 years ago
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆23Updated last year
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆80Updated 2 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆32Updated 2 months ago
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆36Updated 3 years ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆76Updated 4 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• pku-liang / ksim
  ☆52Updated 11 months ago
• xuefeng16 / Tyche-Artifact
  [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.
  ☆25Updated last year
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆28Updated last year
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• PolyArch / gem-forge-framework
  ☆26Updated 2 years ago
• litz-lab / scarab
  ☆30Updated this week
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆19Updated 7 months ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆29Updated 2 years ago
• pku-liang / Hestia
  ☆17Updated 9 months ago
• arch-simulator-sig / simulator-paper
  ☆11Updated last year
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆15Updated 3 years ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆13Updated 4 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆70Updated 2 years ago
• eric-rotenberg / CVP
  Championship Value Prediction (CVP) simulator.
  ☆17Updated 4 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆78Updated last month
• OpenXiangShan / GEM5
  ☆122Updated this week
• shinezyy / gem5-official-old
  ☆21Updated 4 years ago