AFU framework for streaming applications with CAPI.
☆13Mar 5, 2018Updated 8 years ago
Alternatives and similar repositories for capi-streaming-framework
Users that are interested in capi-streaming-framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 10 years ago
- Power Service Layer Simulation Engine☆30Sep 28, 2021Updated 4 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Aug 24, 2020Updated 5 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated 2 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Jun 4, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- GPU Memory Reservation Library☆49Updated this week
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- Unofficial clone of SESC. Builds with modern C++ compilers.☆18Jan 17, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 11 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenPOWER / Open Compute Server, based upon POWER9☆32Jun 20, 2018Updated 7 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Generate database files and script files from CSV. Staff members only need to operate Excel as usual without clicking any button.☆11Oct 17, 2024Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Build Debian/Ubuntu system image with mainline u-boot & kernel for photonicat device.☆20Mar 6, 2025Updated last year
- A flat container abstraction for Rust☆17Nov 24, 2025Updated 6 months ago
- R package for benchmarking☆13Jun 22, 2023Updated 2 years ago
- A test case for VFIO_PLATFORM currently based on the PL330 DMA controller. The effort on VFIO_PLATFORM has been partially funded by the S…☆13Dec 12, 2022Updated 3 years ago