yuankong11 / MIPS_CPULinks
一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
☆11Updated 5 years ago
Alternatives and similar repositories for MIPS_CPU
Users that are interested in MIPS_CPU are comparing it to the libraries listed below
Sorting:
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- ☆10Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- note about IC knowledge☆9Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆11Updated 2 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆115Updated 4 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆20Updated 13 years ago
- ☆29Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- ☆10Updated 3 years ago
- ☆68Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- ☆36Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- commit rtl and build cosim env☆15Updated last year
- 自建 chisel 工程模板☆14Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago