一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
☆11Oct 8, 2019Updated 6 years ago
Alternatives and similar repositories for MIPS_CPU
Users that are interested in MIPS_CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆22Jun 30, 2025Updated 8 months ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The original code for SCARA: Scalable Graph Neural Networks with Feature-Oriented Optimization (VLDB 2022) and Scalable Decoupling Graph …☆13Mar 8, 2024Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 3 weeks ago
- Implementation of Parallel Breadth-First Search on Distributed Memory Systems☆10Dec 15, 2015Updated 10 years ago
- A custom 16-bit computer☆12Oct 17, 2018Updated 7 years ago
- Code for Research Project TLDR☆25Jul 28, 2025Updated 8 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A Chinese chess gambling engine based on UCCI☆15Jun 6, 2015Updated 10 years ago
- PhysReason Becnhmark☆19Jul 8, 2025Updated 8 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- The second Homework of NLP☆13Jun 9, 2021Updated 4 years ago
- Parallel implementations of the PageRank algorithm☆13Mar 7, 2019Updated 7 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- Course project of CG(CS100433, 2019 fall, Tongji Univ.): A real-time billiard simulator using both ray tracing and graphics pipeline.☆12Sep 19, 2020Updated 5 years ago
- ☆14Oct 23, 2021Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆19Apr 16, 2025Updated 11 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- RISC-V-based many-core neuromorphic architecture☆16Aug 3, 2025Updated 7 months ago
- 软件工程大作业，开发用于时间规划APP☆11May 10, 2020Updated 5 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆18Mar 31, 2023Updated 2 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- ☆33Aug 12, 2025Updated 7 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- Source code for VLDB 2015 paper "The More the Merrier: Efficient Multi-Source Graph Traversal"☆26Sep 22, 2015Updated 10 years ago
- 类Unix文件系统设计与实现 二级文件系统☆51Jul 14, 2018Updated 7 years ago
- [AAAI-25 Oral] Adaptive Calibration☆15Jul 6, 2025Updated 8 months ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 5 years ago
- Official Implementation for *PaCo-RL: Advancing Reinforcement Learning for Consistent Image Generation with Pairwise Reward Modeling*☆34Dec 13, 2025Updated 3 months ago
- Maintain a dynamic spanning forest of a graph under edge insertions and deletions☆86May 28, 2014Updated 11 years ago