这是一个用chisel实现的FP8混合乘加单元
☆18Jun 18, 2025Updated last year
Alternatives and similar repositories for FP8fpu
Users that are interested in FP8fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆19Updated this week
- ☆27Feb 28, 2026Updated 4 months ago
- ☆18Apr 17, 2026Updated 3 months ago
- ☆25Nov 16, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆53Updated this week
- ☆43Updated this week
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 10 months ago
- ☆26Jul 13, 2026Updated last week
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆61Jun 22, 2026Updated 3 weeks ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated last month
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆22Aug 20, 2024Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆19Nov 6, 2025Updated 8 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆14Mar 29, 2025Updated last year
- ☆79Apr 22, 2025Updated last year
- ☆21Updated this week
- An AI accelerator implementation with Xilinx FPGA☆91Jan 29, 2025Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆18Jun 24, 2024Updated 2 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Mar 29, 2025Updated last year
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆102Oct 15, 2025Updated 9 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware Accelerators on FPGA for Computer Vision Applications☆15Dec 16, 2025Updated 7 months ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- ☆16May 25, 2026Updated last month
- ☆10Jun 6, 2026Updated last month
- FSA: Fusing FlashAttention within a Single Systolic Array☆183Apr 15, 2026Updated 3 months ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 3 years ago
- ☆19Jul 9, 2026Updated last week