这是一个用chisel实现的FP8混合乘加单元
☆18Jun 18, 2025Updated last year
Alternatives and similar repositories for FP8fpu
Users that are interested in FP8fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆28Jun 30, 2025Updated last year
- 一个基于 GitHub Actions 的自动化工具，每天早上自动追踪和分析 arXiv 最新论文，并通过邮件发送分析报告。该工具使用 DeepSeek AI 进行论文分析和总结。☆25Jun 20, 2025Updated last year
- ☆30Feb 28, 2026Updated 6 months ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆27Updated this week
- ☆18Aug 17, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆25Nov 16, 2025Updated 10 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆58Updated this week
- Course Project for High Level Chip Design （ 高层次芯片设计）☆18Jan 2, 2025Updated last year
- ☆45Sep 2, 2026Updated 2 weeks ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆68Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆20Nov 6, 2025Updated 10 months ago
- ☆90Apr 22, 2025Updated last year
- ☆26Jul 16, 2026Updated 2 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆141Aug 5, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An AI accelerator implementation with Xilinx FPGA☆123Sep 3, 2026Updated 2 weeks ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- ☆26Updated this week
- ☆19Jun 24, 2024Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Aug 29, 2026Updated 3 weeks ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆112Oct 15, 2025Updated 11 months ago
- ☆15Jul 28, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Hardware Accelerators on FPGA for Computer Vision Applications☆16Dec 16, 2025Updated 9 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- ☆10Jun 6, 2026Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆198Apr 15, 2026Updated 5 months ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 3 years ago
- ☆20Aug 6, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago