Rzfly / simple_riscv_soft_coreLinks
This is a simple Risc-v core for software simulation on FPGA.
☆8Updated 3 years ago
Alternatives and similar repositories for simple_riscv_soft_core
Users that are interested in simple_riscv_soft_core are comparing it to the libraries listed below
Sorting:
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆13Updated 2 months ago
- ☆18Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- Digital system design: Training lessons and exercise projects for students☆10Updated 2 years ago
- ☆33Updated 6 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- ☆28Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆86Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆14Updated last month
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Verilog program☆15Updated 4 years ago
- AI Chip project☆32Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Template for project1 TPU☆18Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago