Rzfly / simple_riscv_soft_core
This is a simple Risc-v core for software simulation on FPGA.
☆8Updated 3 years ago
Alternatives and similar repositories for simple_riscv_soft_core
Users that are interested in simple_riscv_soft_core are comparing it to the libraries listed below
Sorting:
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆12Updated 2 months ago
- ☆18Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- ☆22Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆48Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 6 months ago
- ☆27Updated 4 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆14Updated 3 weeks ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 3 months ago
- ☆33Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Verilog program☆15Updated 4 years ago
- ☆86Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated this week
- Advanced Architecture Labs with CVA6☆59Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆98Updated 2 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆16Updated 9 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago