Rzfly / simple_riscv_soft_coreLinks
This is a simple Risc-v core for software simulation on FPGA.
☆8Updated 3 years ago
Alternatives and similar repositories for simple_riscv_soft_core
Users that are interested in simple_riscv_soft_core are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Digital system design: Training lessons and exercise projects for students☆10Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 4 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆47Updated 3 months ago
- all kind of notes, I maybe sort this in the future☆13Updated 6 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆105Updated 5 months ago
- ☆34Updated 6 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆52Updated 6 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆29Updated 5 years ago
- ☆86Updated 3 months ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 6 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆18Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated 11 months ago
- ☆22Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆16Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆18Updated 6 years ago