cebarobot / UCAS-Computer-Architecture-LabLinks
计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
☆18Updated 3 years ago
Alternatives and similar repositories for UCAS-Computer-Architecture-Lab
Users that are interested in UCAS-Computer-Architecture-Lab are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆30Updated 3 years ago
- ☆77Updated 3 months ago
- ☆68Updated 2 years ago
- ☆86Updated 3 months ago
- ☆66Updated last year
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆22Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- all kind of notes, I maybe sort this in the future☆13Updated 6 months ago
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- ☆67Updated 5 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆21Updated 7 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆25Updated last year
- ☆14Updated 6 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 11 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- A framework for ysyx flow☆11Updated 9 months ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 4 months ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- ☆18Updated 2 years ago
- ☆19Updated 11 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆20Updated 11 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 2 years ago