cebarobot / UCAS-Computer-Architecture-LabLinks
计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
☆18Updated 3 years ago
Alternatives and similar repositories for UCAS-Computer-Architecture-Lab
Users that are interested in UCAS-Computer-Architecture-Lab are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆66Updated 2 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- A framework for ysyx flow☆11Updated 7 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆11Updated 4 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆28Updated 5 years ago
- ☆86Updated last month
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆21Updated 2 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 9 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 3 years ago
- ☆66Updated 10 months ago
- ☆26Updated 4 months ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- ☆19Updated 9 months ago
- ☆64Updated last month
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago