pku-liang / hlcd-spmm-projectLinks
Course Project for High Level Chip Design (高层次芯片设计)
☆17Updated 11 months ago
Alternatives and similar repositories for hlcd-spmm-project
Users that are interested in hlcd-spmm-project are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆105Updated 7 months ago
- ☆50Updated last week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- ☆58Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Research about dataflow architecture☆12Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆77Updated 7 months ago
- ☆47Updated 4 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago
- ☆25Updated 9 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆103Updated last month
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆29Updated last year
- ☆72Updated 10 months ago
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- ☆45Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- ☆113Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆187Updated last year
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆58Updated this week
- A list of our chiplet simulaters☆44Updated 5 months ago
- ☆49Updated 6 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Allo Accelerator Design and Programming Framework☆306Updated this week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆108Updated 10 months ago
- RTL generator for SpGEMM☆10Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago