COMS 超大规模集成电路设计书籍
☆33May 12, 2022Updated 4 years ago
Alternatives and similar repositories for CMOS_VLSI_Design
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆165May 31, 2022Updated 4 years ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- 通信系统类书籍(无线通信，数字通信，信号系统，通信原理等)☆80May 12, 2022Updated 4 years ago
- 数字IC设计笔试相关的一些电路代码☆16Sep 22, 2023Updated 2 years ago
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆23May 13, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 数字电路设计与FPGA设计书籍☆80May 31, 2022Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- 提供计算机类，人工智能，深度学习， 计算机视觉， 数字电路， 集成电路设计等各类资料图书的收集☆27Feb 4, 2021Updated 5 years ago
- Radio_Frequency 无线射频类经典书籍☆21May 13, 2022Updated 4 years ago
- 增加密码学书籍☆41May 28, 2022Updated 4 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 5 months ago
- Official PyTorch implementation of "The Devil is in the Details: Boosting Guided Depth Super-Resolution via Rethinking Cross-Modal Alignm…☆20Dec 9, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FOR FRESHMAN IN NUDT CORE LAB RESEARCH AND CODING TOOLS☆10Jun 19, 2022Updated 3 years ago
- Collect some IC specs for learning.☆23Jun 25, 2024Updated last year
- 操作系统经典书籍☆22May 13, 2022Updated 4 years ago
- Heterogeneous Programming☆18Apr 24, 2023Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ISP☆13Nov 25, 2023Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- 本项目集成了全网优秀的攻防工具项目，包含自动化利用，子域名、敏感目录、端口等扫描，各大中间件，cms漏洞利用工具以及应急响应等资料。☆13May 22, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- 收集各种有意思的ARM Cortex-M例程（如CoreMark、Dhrystone、memtester、microseconds、autobaud、mbw）☆27Jun 4, 2025Updated last year
- ☆100Jun 26, 2019Updated 6 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- HFSS GUI based on IronPython and .NET☆17May 30, 2020Updated 6 years ago
- Simple, single-file, nibble-based, adaptive rANS library with SSE2-accelerated modeling☆24Jan 23, 2019Updated 7 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆55Jan 14, 2021Updated 5 years ago
- Deep Learnging，深度学习，花书，AI 圣经。https://ai.renyuzhuo.cn/books/☆12Mar 24, 2020Updated 6 years ago
- ☆33Jun 28, 2022Updated 3 years ago
- 正点原子资料下载中心，方便查找各个git仓库和百度云下载链接（Zdyz Products link）☆90Feb 14, 2023Updated 3 years ago
- Innovus backend scripts☆14Jun 20, 2022Updated 3 years ago
- 范峻铨的资源☆14Dec 30, 2020Updated 5 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago