WeitaoZhu / CMOS_VLSI_DesignLinks
COMS 超大规模集成电路设计书籍
☆29Updated 3 years ago
Alternatives and similar repositories for CMOS_VLSI_Design
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆63Updated last year
- AXI协议规范中文翻译版☆165Updated 3 years ago
- Collect some IC textbooks for learning.☆172Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- CPU Design Based on RISCV ISA☆123Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 3 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- ☆76Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆141Updated 6 months ago
- ☆152Updated last week
- ☆43Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 12 years ago
- 基4booth乘法器设计与验证☆14Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- This is for uvm_tb_gen☆47Updated 9 months ago
- ☆71Updated 9 years ago
- 3×3脉动阵列乘法器☆48Updated 6 years ago
- 数字IC设计 学习笔记☆158Updated 3 years ago
- ☆45Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆65Updated 5 years ago
- ☆89Updated 2 months ago
- ☆208Updated 5 months ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago