WeitaoZhu / CMOS_VLSI_Design
COMS 超大规模集成电路设计书籍
☆22Updated 2 years ago
Alternatives and similar repositories for CMOS_VLSI_Design:
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 8 months ago
- AXI协议规范中文翻译版☆146Updated 2 years ago
- Some useful documents of Synopsys☆70Updated 3 years ago
- 基4booth乘法器设计与验证☆11Updated 11 months ago
- A collection of great digital IC project/tutorial/website etc..☆104Updated 2 years ago
- ☆85Updated 2 months ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated last year
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆16Updated 11 months ago
- Open IP in Hardware Description Language.☆19Updated last year
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆88Updated 2 years ago
- 国科大高等数字集成电路分析与设计课程2022fall☆25Updated 2 years ago
- ☆69Updated 4 years ago
- CPU Design Based on RISCV ISA☆105Updated 10 months ago
- AXI总线连接器☆97Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- Collect some IC textbooks for learning.☆134Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆27Updated 2 years ago
- 数字IC设计笔试相关的一些 电路代码☆9Updated last year
- 数字IC设计 学习笔记☆129Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- ☆63Updated 4 years ago
- ☆28Updated 3 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- ☆61Updated 9 years ago
- EE577b-Course-Project☆16Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆143Updated 2 weeks ago
- ☆36Updated 9 years ago