WeitaoZhu / CMOS_VLSI_DesignLinks
COMS 超大规模集成电路设计书籍
☆27Updated 3 years ago
Alternatives and similar repositories for CMOS_VLSI_Design
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- ☆75Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- Collect some IC textbooks for learning.☆164Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- AXI总线连接器☆104Updated 5 years ago
- 数字IC设计 学习笔记☆155Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆97Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- ☆149Updated 3 weeks ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆42Updated 4 years ago
- 数字IC设计笔试相关的一些电路代码☆12Updated 2 years ago
- ☆43Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- A collection of great digital IC project/tutorial/website etc..☆122Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- This is for uvm_tb_gen☆41Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- 基4booth乘法器设计与验证☆12Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- ☆10Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago