WeitaoZhu / CMOS_VLSI_DesignLinks
COMS 超大规模集成电路设计书籍
☆29Updated 3 years ago
Alternatives and similar repositories for CMOS_VLSI_Design
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- Collect some IC textbooks for learning.☆180Updated 3 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- CPU Design Based on RISCV ISA☆127Updated last year
- 数字IC设计 学习笔记☆159Updated 3 years ago
- ☆76Updated 5 years ago
- ☆153Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆152Updated 8 months ago
- ☆63Updated 3 years ago
- Some useful documents of Synopsys☆93Updated 4 years ago
- 基4booth乘法器设计与验证☆14Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- ☆83Updated last week
- AXI总线连接器☆105Updated 5 years ago
- ☆91Updated 3 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- ☆46Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆33Updated 3 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- ☆215Updated 6 months ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 12 years ago
- IC implementation of Systolic Array for TPU☆319Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆177Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- syn script for DC Compiler☆14Updated 3 years ago
- ☆72Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago