COMS 超大规模集成电路设计书籍
☆38May 12, 2022Updated 4 years ago
Alternatives and similar repositories for CMOS_VLSI_Design
Users that are interested in CMOS_VLSI_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆224May 31, 2022Updated 4 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- 数字IC设计笔试相关的一些电路代码☆18Sep 22, 2023Updated 3 years ago
- 数字电路设计与FPGA设计书籍☆133May 31, 2022Updated 4 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 通信系统类书籍(无线通信，数字通信，信号系统，通信原理等)☆97May 12, 2022Updated 4 years ago
- Parallel_Computer_Architecture经典书籍☆20May 13, 2022Updated 4 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆23May 13, 2022Updated 4 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- Design and implementation of a pipelined Bfloat16 Floating Point Arithmetic Unit using VHDL. This unit can perform addition, subtraction,…☆10Oct 14, 2021Updated 5 years ago
- 计算机网络书籍☆16May 14, 2022Updated 4 years ago
- 卡内基梅隆大学 CSAPP3e 原书与哔哩哔哩视频课件☆12May 13, 2022Updated 4 years ago
- Project Name: Automated Circuit To MAGIC VLSI layout Using Open Source EDA Tools☆13Dec 24, 2020Updated 5 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- SiCo（矽科）— 基于 Codex CLI 的定制集成电路设计平台智能助手☆26Oct 23, 2026Updated last week
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆47Mar 7, 2021Updated 5 years ago
- ☆11Jan 1, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Heterogeneous Programming☆19Apr 24, 2023Updated 3 years ago
- 西北工业大学计算机组成原理实验源码☆10Sep 20, 2024Updated 2 years ago
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- ☆28Sep 19, 2026Updated last month
- FFmpeg音视频库学习实践，包括音频使用mp3lame库实时编码pcm成mp3文件，faac库编码pcm成aac音频文件，使用ffmpeg解码mp4视频使用ANativeWindow简易播放器，ffmpeg解码mp4视频成yuv格式裸流数据，ffmpeg合成封装h264视…☆44Dec 7, 2020Updated 5 years ago
- 增加密码学书籍☆44May 28, 2022Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- * 硬件平台均为QEMU模拟器。 1. 当前裸机项目使用ARM Cortex-A7 32位内核、带有GPU（2D 3D显示加速、图片和音频视频编解码）的博通BCM2836芯片（树莓派2B同款硬件，但不使用树莓派的系统和软件）。 2. 当前Linux项目使用ARM Versa…☆16Jun 13, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 计算机组织架构类书籍☆13May 12, 2022Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- P4_16 reference compiler☆23Dec 30, 2025Updated 10 months ago
- 🖥️ A collection of SystemVerilog modules and Assembly programs. This repo includes examples of decoders, encoders, binary adders, and in…☆19Sep 27, 2026Updated last month
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago