该文档是个人阅读学习蜂鸟E203源码的笔记
☆15Aug 1, 2023Updated 3 years ago
Alternatives and similar repositories for E203-Source-code-analysis
Users that are interested in E203-Source-code-analysis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 6 years ago
- npu☆13Sep 5, 2018Updated 8 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆18Apr 2, 2025Updated last year
- ☆11Jun 28, 2020Updated 6 years ago
- ☆39Aug 12, 2015Updated 11 years ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago
- 一生一芯项目☆19Oct 28, 2023Updated 3 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 6 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 6 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆15Aug 16, 2024Updated 2 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 11 months ago
- deep learning library with pipeline for MNIST classification, synthesizable on DE1 SoC FPGAs☆15Jan 15, 2025Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- axi-crossbar form ysyx open source SoC☆11Apr 10, 2023Updated 3 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 9 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆23Dec 2, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 7 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- 基于Verilog实现的全数字锁相环☆45Dec 6, 2021Updated 4 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 2 weeks ago
- [ICLR 2024] Official implementation of Spiking Graph Contrastive Learning (0️⃣1️⃣ SpikeGCL)☆33May 8, 2024Updated 2 years ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year