该文档是个人阅读学习蜂鸟E203源码的笔记
☆13Aug 1, 2023Updated 2 years ago
Alternatives and similar repositories for E203-Source-code-analysis
Users that are interested in E203-Source-code-analysis are comparing it to the libraries listed below
Sorting:
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆20Apr 16, 2025Updated 10 months ago
- ☆38Aug 12, 2015Updated 10 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Innovus backend scripts☆12Jun 20, 2022Updated 3 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 5 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 3 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆19Nov 25, 2024Updated last year
- Digital Waveform Viewer☆17Jan 22, 2024Updated 2 years ago
- ☆19Jan 8, 2026Updated last month
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- documentation for ventus gpgpu☆20Mar 25, 2025Updated 11 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- 一生一芯项目☆18Oct 28, 2023Updated 2 years ago
- 将MNN拆解的简易前向推理框架(for study!)☆23Feb 21, 2021Updated 5 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- A Winograd based kernel for convolutions in deep learning framework☆15Jul 22, 2017Updated 8 years ago
- related to virglrender-vulkan: basic compute test application☆19Feb 12, 2026Updated 3 weeks ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- ☆19May 1, 2023Updated 2 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- ☆32Jul 28, 2025Updated 7 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆26Feb 11, 2024Updated 2 years ago