Alternatives and similar repositories for multi-mode-fft-processor:

Users that are interested in multi-mode-fft-processor are comparing it to the libraries listed below

• light-ly / chisel-template
  自建 chisel 工程模板
  ☆12Updated last year
• CherrySprings / CherrySprings
  ☆17Updated last year
• DawnCarol / OpenC910_Modified
  commit rtl and build cosim env
  ☆14Updated last year
• mfkiwl / E203_dma
  ☆9Updated 4 years ago
• ljgibbslf / basic_cache_core
  ☆26Updated 4 years ago
• kaitoukito / YSYX-NJU-Group
  YSYX RISC-V Project NJU Study Group
  ☆16Updated 3 months ago
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆19Updated last year
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆38Updated last year
• OSCPU / ysyxSoC
  ☆82Updated last month
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆23Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆48Updated last year
• kuladeepsaireddy / OpenNoc
  ☆31Updated 5 years ago
• lauchinyuan / Booth4_wallace_MULT16_16
  A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
  ☆42Updated 7 months ago
• Swingfal1 / booth_multiplier_radix_4
  Verilog program
  ☆13Updated 4 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆41Updated 2 years ago
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 6 years ago
• pulp-platform / fpu
  ☆42Updated 6 years ago
• OSCPU / yosys-sta
  ☆61Updated 3 months ago
• lycfly / EasyNPU
  A small Neural Network Processor for Edge devices.
  ☆9Updated 2 years ago
• LCAI-TIHU / HW
  LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…
  ☆36Updated 2 years ago
• mpskex / chisel-npu
  Chisel implementation of Neural Processing Unit for System on the Chip
  ☆21Updated last week
• GJigar / ZYNQ_CNN
  ☆17Updated 2 years ago
• lizhirui / DreamCoreV2
  ☆22Updated last year
• vickyiii / Quick-Start-Guide-for-HLS
  This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…
  ☆18Updated 2 years ago
• Chainsaw-Team / Chainsaw
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆60Updated last year
• xiaoerlang0359 / E203plus
  upgrade to e203 (a risc-v core)
  ☆41Updated 4 years ago
• Boucii / RISC-V-Ladder
  An out-of-order, dual issueed RISC-V core and SOC, a working project.
  ☆11Updated last year
• Jefferyy-Peng / AXI_DMA_CONTROLLER
  ☆11Updated 2 years ago