liangrj2014 / ISPD24_contest
☆20Updated 3 months ago
Alternatives and similar repositories for ISPD24_contest:
Users that are interested in ISPD24_contest are comparing it to the libraries listed below
- ☆43Updated last year
- ☆30Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆131Updated 2 years ago
- ☆29Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- The first version of TritonPart☆26Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆54Updated 4 years ago
- ☆18Updated 5 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated 2 months ago
- Artificial Netlist Generator☆38Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆35Updated 5 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- ☆9Updated 2 weeks ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- Timing prediction dataset download and instructions.☆15Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆14Updated last week
- ☆29Updated last year
- ☆22Updated 10 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆10Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 3 months ago