liangrj2014 / ISPD24_contest
☆20Updated 2 weeks ago
Alternatives and similar repositories for ISPD24_contest:
Users that are interested in ISPD24_contest are comparing it to the libraries listed below
- ☆40Updated last year
- ☆26Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆126Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- ☆29Updated last year
- The first version of TritonPart☆23Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- ☆23Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- GPU-based logic synthesis tool☆79Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆24Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- ☆38Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆132Updated 3 months ago
- ☆9Updated last week
- A LEF/DEF Utility.☆27Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated last year
- A parallel global router using the Galois framework☆27Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- ☆51Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago