liangrj2014 / ISPD24_contestLinks
☆20Updated 6 months ago
Alternatives and similar repositories for ISPD24_contest
Users that are interested in ISPD24_contest are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- ☆33Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- The first version of TritonPart☆27Updated last year
- ☆31Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- ☆10Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆201Updated last month
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆117Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆39Updated 2 years ago
- ☆50Updated last month
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆22Updated last year
- ☆175Updated 4 months ago