liangrj2014 / ISPD24_contest
☆20Updated 2 months ago
Alternatives and similar repositories for ISPD24_contest:
Users that are interested in ISPD24_contest are comparing it to the libraries listed below
- ☆44Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated last week
- ☆27Updated 3 years ago
- ☆29Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆129Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 6 months ago
- ☆9Updated this week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 5 months ago
- The first version of TritonPart☆24Updated last year
- Artificial Netlist Generator☆37Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆32Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆17Updated 4 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- ☆22Updated 4 months ago
- ☆29Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- Timing prediction dataset download and instructions.☆14Updated last year
- ☆22Updated 9 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- ☆38Updated 2 years ago
- GPU-Accelerated Global Router☆14Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆44Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago