Alternatives and similar repositories for mcf_solver

Users that are interested in mcf_solver are comparing it to the libraries listed below

• shininglion / corner_stitch
  Library of corner stitching structure
  ☆17Updated 10 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• Brilight / DeePEB
  [ICCAD 22]DeePEB: A neural network based PEB solver
  ☆11Updated 2 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆33Updated 5 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆42Updated 6 years ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆57Updated 3 years ago
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆21Updated 6 years ago
• indrajeet95 / Device-Placement-Optimization-with-Reinforcement-Learning
  https://arxiv.org/abs/1706.04972
  ☆45Updated 6 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆137Updated 2 years ago
• haiguanl / DQN_GlobalRouting
  Applying Deep Q-learning for Global Routing
  ☆129Updated 4 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆56Updated last year
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• Heteroflow / Heteroflow
  Concurrent CPU-GPU Programming using Task Models
  ☆103Updated 5 years ago
• PKU-IDEA / MacroRank
  Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
  ☆17Updated 2 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆36Updated 5 years ago
• ABKGroup / TritonRoute-WXL
  ☆32Updated 4 years ago
• tsung-wei-huang / ece6960-heterogeneous-programming
  Heterogeneous Programming
  ☆17Updated 2 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆175Updated 3 months ago
• alidasdan / graph-partitioning-algorithms
  Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…
  ☆38Updated 4 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• chenxm1986 / nicslu
  Parallel sparse direct solver for circuit simulation
  ☆45Updated 3 years ago
• phdyang007 / ICCAD16-N7M2EUV
  EUV Layer Hotspot Detection Benchmark Suit
  ☆16Updated 4 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆154Updated last week
• ABKGroup / PlacementEssentialReadings
  ☆57Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• kshitij1489 / Graph-Partitioning
  The implementation is based on the Fiduccia-Mattheyses algorithm.
  ☆29Updated 9 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated last year
• tsung-wei-huang / ece5960
  Advanced Programming for Computer Design Problems
  ☆17Updated 4 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆105Updated last year