LQY404 / EDA-info
the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆23Updated 8 months ago
Alternatives and similar repositories for EDA-info:
Users that are interested in EDA-info are comparing it to the libraries listed below
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆43Updated last year
- Artificial Netlist Generator☆39Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆46Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆16Updated 3 weeks ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆18Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆31Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ☆30Updated 3 years ago
- ☆38Updated last week
- ☆54Updated 4 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- ☆9Updated last month
- ☆29Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 8 months ago
- ☆16Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆43Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆37Updated 2 weeks ago