the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆30Aug 29, 2024Updated last year
Alternatives and similar repositories for EDA-info
Users that are interested in EDA-info are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆29Dec 16, 2020Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Applying Deep Q-learning for Global Routing☆132Sep 15, 2020Updated 5 years ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆212Dec 28, 2023Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Nov 4, 2024Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- A simple SAT solver based on the CDCL algorithm☆20Sep 10, 2019Updated 6 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆31Oct 28, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Fast Approximate Quadratic Assignment for (Brain) Graph Matching☆16Aug 23, 2016Updated 9 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆17Updated this week
- ☆10Dec 12, 2023Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Machine Generated Analog IC Layout☆288Apr 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of paper "D2Match: Leveraging Deep Learning and Degeneracy for Subgraph Matching"☆14Dec 30, 2023Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆312Nov 23, 2025Updated 6 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆484May 17, 2026Updated last month
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 3 years ago
- ☆48Jun 1, 2021Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆24Apr 9, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Chip Placement with Diffusion Models (ICML 2025)☆30May 29, 2026Updated 2 weeks ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆339Jan 5, 2026Updated 5 months ago
- A Design Rule Checker with GPU Acceleration☆63Sep 15, 2023Updated 2 years ago
- This library is made for the STM32 HAL (Hardware Abstraction Library) platform. This is a Battery Monitoring AFE library from TEXAS for u…☆17Sep 28, 2022Updated 3 years ago
- ☆53Jan 3, 2024Updated 2 years ago