LQY404 / EDA-infoLinks
the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆23Updated 11 months ago
Alternatives and similar repositories for EDA-info
Users that are interested in EDA-info are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆44Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- ☆44Updated last year
- Analog Placement Quality Prediction☆23Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- Machine Generated Analog IC Layout☆243Updated last year
- ☆57Updated 4 years ago
- Artificial Netlist Generator☆39Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆51Updated 2 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 11 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆43Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆34Updated 4 years ago
- ☆31Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆397Updated 3 weeks ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- ☆9Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- ☆23Updated 9 months ago