LQY404 / EDA-infoLinks
the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆23Updated 9 months ago
Alternatives and similar repositories for EDA-info
Users that are interested in EDA-info are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆48Updated 3 weeks ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆44Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆56Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆31Updated 3 years ago
- ☆20Updated 2 years ago
- ☆16Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated this week
- ☆44Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆23Updated 7 months ago