the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆31Aug 29, 2024Updated last year
Alternatives and similar repositories for EDA-info
Users that are interested in EDA-info are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆30Apr 8, 2023Updated 3 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆29Dec 16, 2020Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Applying Deep Q-learning for Global Routing☆132Sep 15, 2020Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆146Mar 20, 2023Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆31Oct 28, 2024Updated last year
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Fast Approximate Quadratic Assignment for (Brain) Graph Matching☆16Aug 23, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆17Jun 12, 2026Updated 3 weeks ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- Implementation of paper "D2Match: Leveraging Deep Learning and Degeneracy for Subgraph Matching"☆14Dec 30, 2023Updated 2 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆314Nov 23, 2025Updated 7 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆494May 17, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 3 years ago
- ☆48Jun 1, 2021Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 7 months ago
- ☆24Apr 9, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Chip Placement with Diffusion Models (ICML 2025)☆31May 29, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆341Jan 5, 2026Updated 6 months ago
- A Design Rule Checker with GPU Acceleration☆65Sep 15, 2023Updated 2 years ago
- This library is made for the STM32 HAL (Hardware Abstraction Library) platform. This is a Battery Monitoring AFE library from TEXAS for u…☆17Sep 28, 2022Updated 3 years ago
- ☆53Jan 3, 2024Updated 2 years ago
- CAD and documentation for the Expansion Bay module system in the Framework Laptop 16☆14Aug 8, 2023Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago