LQY404 / EDA-info
the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
☆23Updated 7 months ago
Alternatives and similar repositories for EDA-info:
Users that are interested in EDA-info are comparing it to the libraries listed below
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆33Updated 5 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- Artificial Netlist Generator☆37Updated last year
- ☆30Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 2 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆53Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆130Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆71Updated 7 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆43Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated 2 weeks ago
- ☆22Updated 5 months ago
- ☆24Updated last year
- ☆29Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- ☆28Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆13Updated last week
- GPU-based logic synthesis tool☆81Updated 9 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆18Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 2 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆36Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆29Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago