ycchen218 / EDA-IRdrop-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
☆34Updated 2 years ago
Alternatives and similar repositories for EDA-IRdrop-Prediction
Users that are interested in EDA-IRdrop-Prediction are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆23Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- ☆39Updated 4 years ago
- ☆60Updated 4 years ago
- ☆48Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Artificial Netlist Generator☆46Updated last year
- ☆14Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆24Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆434Updated 5 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 3 months ago
- ☆69Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆21Updated last week
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- VLSI EDA Global Router☆79Updated 7 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- ☆90Updated 6 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year