ycchen218 / EDA-IRdrop-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
☆34Updated 2 years ago
Alternatives and similar repositories for EDA-IRdrop-Prediction
Users that are interested in EDA-IRdrop-Prediction are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Updated last year
- Artificial Netlist Generator☆46Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- ☆26Updated last year
- ☆48Updated 2 years ago
- ☆39Updated 4 years ago
- ☆14Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- ☆61Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 4 months ago
- RePlAce global placement tool☆246Updated 5 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆72Updated 2 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated 2 weeks ago
- ☆91Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆29Updated 2 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- ☆97Updated 6 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆438Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago