ycchen218 / EDA-IRdrop-Prediction
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
☆27Updated last year
Alternatives and similar repositories for EDA-IRdrop-Prediction:
Users that are interested in EDA-IRdrop-Prediction are comparing it to the libraries listed below
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 7 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- ☆20Updated 4 months ago
- Artificial Netlist Generator☆37Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated this week
- ☆29Updated 4 years ago
- ☆53Updated 4 years ago
- ☆76Updated 2 months ago
- ☆16Updated 6 months ago
- ☆24Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- ☆30Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆11Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- iccad contest 2022 problem B☆13Updated 2 years ago
- ☆44Updated last year