ycchen218 / EDA-IRdrop-Prediction
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
☆25Updated last year
Alternatives and similar repositories for EDA-IRdrop-Prediction:
Users that are interested in EDA-IRdrop-Prediction are comparing it to the libraries listed below
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- ☆52Updated 3 years ago
- ☆75Updated last month
- ☆24Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 3 months ago
- ☆29Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 6 months ago
- ☆28Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆24Updated 3 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆39Updated last month
- GPU-based logic synthesis tool☆81Updated 7 months ago
- Artificial Netlist Generator☆36Updated 11 months ago
- ☆22Updated 8 months ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- ☆49Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- Timing prediction dataset download and instructions.☆13Updated last year
- ☆28Updated 3 years ago
- ☆25Updated 10 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year