Alternatives and similar repositories for EDA-IRdrop-Prediction

Users that are interested in EDA-IRdrop-Prediction are comparing it to the libraries listed below

• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated last year
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆52Updated 11 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆80Updated last year
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆140Updated 4 months ago
• ABKGroup / MBFFClustering
  ☆12Updated last year
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆21Updated 2 years ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆24Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆43Updated last year
• bu-icsg / TAP-2.5D
  ☆34Updated 4 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆23Updated 11 months ago
• cuhk-eda / cu-gr-2
  ☆47Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆15Updated 2 years ago
• ABKGroup / NanGate45-Synopsys-Enablement
  ☆22Updated last month
• circuitnet / CircuitNet
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆411Updated 3 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆54Updated 4 months ago
• sathvikbhat / vlsi_physical_design_automation
  A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
  ☆13Updated 4 years ago
• ABKGroup / PlacementEssentialReadings
  ☆59Updated 4 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆138Updated 2 years ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆239Updated 5 years ago
• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated last month
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆283Updated last month
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆135Updated 3 months ago
• UMN-EDA / BeGAN-benchmarks
  ☆26Updated 2 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆57Updated 9 months ago
• 1z2s3e4v / 3d-placer
  iccad contest 2022 problem B
  ☆16Updated 3 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆256Updated last year
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆49Updated 4 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆58Updated 5 months ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆68Updated 3 months ago