A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS
☆19Jul 17, 2019Updated 6 years ago
Alternatives and similar repositories for CPU-on-Vivado-HLS
Users that are interested in CPU-on-Vivado-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- ☆25May 30, 2025Updated 11 months ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 3 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆10Nov 20, 2014Updated 11 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Domain-Specific Architecture Generator 2☆25Oct 2, 2022Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated 3 weeks ago
- ☆14Feb 5, 2014Updated 12 years ago
- Repository for content for the AMLD2020 workshop "Spiking neural networks for real-time inference tasks"☆17Oct 28, 2020Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Records Damage and Healing for Graph Based Display.☆11Mar 31, 2026Updated last month
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated 9 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Deep Learning Visualization Tools Using PyTorch☆11Feb 2, 2021Updated 5 years ago
- ☆10Feb 6, 2021Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Apr 28, 2024Updated 2 years ago
- Port of OpenAI's Whisper model in C/C++☆10Jul 12, 2023Updated 2 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Arduino firmware to provide USB host functionality using MAX3421E USB host controller☆26Aug 14, 2016Updated 9 years ago
- PMOD boards for ULX3S☆49Aug 24, 2023Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆14Jun 6, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- A computational platform for studying spiking neural circuits developed by Dr. Pulin Gong's group at University of Sydney.☆19Jul 18, 2023Updated 2 years ago
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago