A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS
☆19Jul 17, 2019Updated 6 years ago
Alternatives and similar repositories for CPU-on-Vivado-HLS
Users that are interested in CPU-on-Vivado-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- ☆23May 30, 2025Updated 11 months ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UCSD CSE 237D Spring '20 Course Project☆20Sep 4, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 3 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- ☆24Dec 1, 2020Updated 5 years ago
- Fortran Front-End☆14Jun 9, 2021Updated 4 years ago
- ☆10Nov 20, 2014Updated 11 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Domain-Specific Architecture Generator 2☆24Oct 2, 2022Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- A graph coloring register allocator for LLVM.☆11Jan 23, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- ☆15Aug 15, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Packaging system for Mac OS X 10.5 and above; heavy optimisations, no redundant packages and a bonus beer theme☆15Apr 25, 2016Updated 10 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Implementation of the paper 'Spec-VLA: Speculative Decoding for Vision-Language-Action Models with Relaxed Acceptance' (EMNLP 2025)☆28Dec 16, 2025Updated 4 months ago
- Records Damage and Healing for Graph Based Display.☆11Mar 31, 2026Updated last month
- ☆10May 15, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Deep Learning Visualization Tools Using PyTorch☆11Feb 2, 2021Updated 5 years ago
- PyTorch Memory Efficient Sparse Sparse Matrix Multiplication☆12Aug 12, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Apr 28, 2024Updated 2 years ago
- Port of OpenAI's Whisper model in C/C++☆10Jul 12, 2023Updated 2 years ago
- PMOD boards for ULX3S☆49Aug 24, 2023Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- ☆14Jun 6, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆339Jan 20, 2025Updated last year