A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS
☆20Jul 17, 2019Updated 7 years ago
Alternatives and similar repositories for CPU-on-Vivado-HLS
Users that are interested in CPU-on-Vivado-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 3 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- ☆27May 30, 2025Updated last year
- ☆26Dec 1, 2020Updated 5 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Domain-Specific Architecture Generator 2☆28Oct 2, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- A graph coloring register allocator for LLVM.☆11Jan 23, 2017Updated 9 years ago
- PyTorch Memory Efficient Sparse Sparse Matrix Multiplication☆12Aug 12, 2024Updated 2 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- ☆15Aug 15, 2025Updated last year
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11May 15, 2024Updated 2 years ago
- Records Damage and Healing for Graph Based Display.☆13Mar 31, 2026Updated 5 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated last year
- DEPRECATED! -> Project moved to xPack Dev Tools ->☆19May 25, 2019Updated 7 years ago
- Port of OpenAI's Whisper model in C/C++☆10Jul 12, 2023Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆90Apr 28, 2024Updated 2 years ago
- ☆35Jul 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- small fastcdc implementation in c99☆19Dec 31, 2022Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A computational platform for studying spiking neural circuits developed by Dr. Pulin Gong's group at University of Sydney.☆19Jul 18, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- ☆14Jun 6, 2022Updated 4 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- a distributed computation platform for running Python and Bash computation tasks on multiple nodes☆12Jul 28, 2026Updated 2 months ago