GramThanos / CPU-on-Vivado-HLSView external linksLinks
A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS
☆18Jul 17, 2019Updated 6 years ago
Alternatives and similar repositories for CPU-on-Vivado-HLS
Users that are interested in CPU-on-Vivado-HLS are comparing it to the libraries listed below
Sorting:
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- ☆23May 30, 2025Updated 8 months ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 6 years ago
- zynq 7000 series training, with z7-lite board☆21Jun 16, 2022Updated 3 years ago
- UCSD CSE 237D Spring '20 Course Project☆19Sep 4, 2023Updated 2 years ago
- ☆22Mar 28, 2023Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- 한림대학교 오픈소스 SW 교육센터☆10Jan 30, 2020Updated 6 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- Vector search with bounded performance.☆36Jan 26, 2024Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- my submitted project to UoL Programming with Data module☆11Jan 5, 2023Updated 3 years ago
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆11May 7, 2025Updated 9 months ago
- Reinforcement Learning (PPO) applied to a multiplayer simple card game (Witches)☆10Jun 7, 2020Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- MiniVM is a virtual machine for executing Eeyore/Tigger IR.☆35Dec 3, 2021Updated 4 years ago
- Packaging system for Mac OS X 10.5 and above; heavy optimisations, no redundant packages and a bonus beer theme☆15Apr 25, 2016Updated 9 years ago
- AiTer Optimized Model☆35Updated this week
- A Progam-Behavior-Guided Far Memory System☆35Oct 26, 2023Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- ☆55Jun 3, 2025Updated 8 months ago
- A curated list of awesome projects and papers for AI on Mobile/IoT/Edge devices. Everything is continuously updating. Welcome contributio…☆47Updated this week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- PMOD boards for ULX3S☆48Aug 24, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 6 months ago
- ☆11Aug 4, 2020Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated 5 months ago
- ☆12Jan 9, 2026Updated last month
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago