starfive-tech / meta-starfive

Related projects ⓘ

Alternatives and complementary repositories for meta-starfive

• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 3 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆41Updated 4 months ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆95Updated 4 months ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆37Updated 5 months ago
• riscv-non-isa / riscv-uefi
  ☆24Updated 2 years ago
• open-power / pdbg
  PowerPC FSI Debugger
  ☆16Updated 2 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆42Updated 2 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆22Updated 2 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆34Updated last month
• ARM-software / bsa-acs
  Arm SystemReady : BSA Architecture Compliance Suite
  ☆16Updated this week
• seL4 / sel4bench
  sel4 benchmarking applications and support library.
  ☆18Updated 4 months ago
• riscv / riscv-test-env
  ☆40Updated 5 months ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆26Updated 4 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆45Updated 3 years ago
• riscvarchive / riscv-dejagnu
  DejaGnu RISC-V port
  ☆12Updated 2 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆28Updated 6 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆95Updated 2 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 4 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 2 months ago
• riscv-admin / riscv-uefi-edk2-docs
  Documentation and status of UEFI on RISC-V
  ☆53Updated 3 years ago
• starfive-tech / JH7100_Docs
  ☆60Updated 3 years ago
• sifive / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆50Updated last week
• riscv / riscv-smbios
  RISC-V SMBIOS Type 44 Spec
  ☆12Updated 11 months ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆44Updated 6 months ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆78Updated 4 years ago
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• XUANTIE-RV / linux
  Linux kernel source tree
  ☆40Updated last month