ilg-archived / riscv-none-gcc
The GNU MCU Eclipse RISC-V Embedded GCC
☆77Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-none-gcc
- Nuclei RISC-V Software Development Kit☆125Updated this week
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆114Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- ☆14Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆77Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆110Updated 3 years ago
- OpenXuantie - OpenE906 Core☆137Updated 4 months ago
- Buildroot for T-HEAD XuanTie CPU Series☆111Updated 10 months ago
- OpenXuantie - OpenE902 Core☆138Updated 4 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆63Updated last week
- Nuclei RISC-V Linux Software Development Kit☆40Updated 2 months ago
- 8051 core☆99Updated 10 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- RISC-V port of newlib☆95Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- ☆74Updated 10 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆23Updated last year
- LicheeTang 蜂鸟E203 Core☆186Updated 5 years ago
- turbo 8051☆28Updated 7 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- RISC-V Scratchpad☆59Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆90Updated 4 months ago
- FreeRTOS with LwIP integration in the Nios II EDS☆19Updated 8 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆114Updated 4 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆10Updated 5 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆164Updated 5 years ago
- riscv资料、论文等☆140Updated 6 years ago