A translation project of the RISC-V reader
☆174Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-book
Users that are interested in RISC-V-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- ☆91Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- 为推广RISC-V尽些薄力☆312Oct 15, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆30Mar 13, 2025Updated last year
- ☆168Jul 16, 2021Updated 5 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆484Jul 21, 2026Updated 3 months ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- 关于RISC-V你所需要知道的一切☆567Apr 1, 2023Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆681Aug 13, 2024Updated 2 years ago
- A RISC-V ELF psABI Document☆857Oct 27, 2026Updated last week
- ELF patcher to convert LoongArch64 ABI 1.0 C/C++ binaries to ABI 2.0 compatible binaries☆19Oct 29, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,359Updated this week
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,132Aug 12, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- ☆10Apr 24, 2022Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆220Sep 24, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Jul 28, 2025Updated last year
- ☆12Jul 20, 2022Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- ☆23Mar 15, 2025Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆39Nov 17, 2022Updated 3 years ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Aug 12, 2024Updated 2 years ago
- LoongBleed (aka LoongLeak) is a hardware vulnerability similar to ZenBleed (CVE-2023-20593) affecting Loongson LA464/LA664 processors.☆17Aug 18, 2026Updated 2 months ago
- RISC-V Instruction Set Manual☆4,877Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- GNUduino - Arduino made with gEDA☆12Mar 5, 2011Updated 15 years ago
- ☆13Sep 19, 2023Updated 3 years ago
- OpenLACores 是一个以 OpenLA132、OpenLA264 为核心的 LoongArch 架构处理器设计和验证工程。☆16Oct 26, 2026Updated last week
- ☆23Jun 28, 2022Updated 4 years ago
- ☆16May 9, 2022Updated 4 years ago