A translation project of the RISC-V reader
☆173Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-book
Users that are interested in RISC-V-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆30Mar 13, 2025Updated last year
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆471May 13, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 21, 2026Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- 关于RISC-V你所需要知道的一切☆562Apr 1, 2023Updated 3 years ago
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 2 years ago
- ☆169Jul 16, 2021Updated 4 years ago
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Feb 18, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,035Updated this week
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last month
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 5 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 8 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,109Nov 14, 2025Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- ☆71May 11, 2026Updated 2 weeks ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Aug 12, 2024Updated last year
- ☆23Mar 15, 2025Updated last year
- ☆25Sep 12, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jul 20, 2022Updated 3 years ago
- ☆10Apr 24, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,115May 20, 2026Updated last week
- ☆21Jul 28, 2025Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 6 years ago
- ☆23Apr 16, 2023Updated 3 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Software, tools, and documentation for RV32-VEGA-Lite platform☆66Apr 27, 2019Updated 7 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- RISC-V Instruction Set Manual☆4,631May 22, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆90Aug 29, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,631Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆610Aug 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,528Updated this week