A translation project of the RISC-V reader
☆173Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-book
Users that are interested in RISC-V-book are comparing it to the libraries listed below
Sorting:
- ☆17Mar 17, 2022Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆23Mar 15, 2025Updated 11 months ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 4 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Feb 15, 2022Updated 4 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- ☆30Mar 13, 2025Updated 11 months ago
- 关于RISC-V你所需要知道的一切☆560Apr 1, 2023Updated 2 years ago
- Software, tools, and documentation for RV32-VEGA-Lite platform☆65Apr 27, 2019Updated 6 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Documentation for the RISC-V Supervisor Binary Interface☆455Feb 6, 2026Updated last month
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- 为推广RISC-V尽些薄力☆312Jun 22, 2023Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Open-source non-blocking L2 cache☆54Updated this week
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- ☆22Apr 16, 2023Updated 2 years ago
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated last month
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- ☆169Jul 16, 2021Updated 4 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Feb 25, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆25Sep 12, 2021Updated 4 years ago
- CHIP-8 emulator for UEFI☆12Jun 12, 2017Updated 8 years ago
- 一个简易的正则表达式引擎!☆10Apr 9, 2017Updated 8 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- PA2018常见问题解答(持续更新,更新频率1-2天/次),欢迎star☆31Jun 24, 2018Updated 7 years ago