Lingrui98 / RISC-V-book

Related projects ⓘ

Alternatives and complementary repositories for RISC-V-book

• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆140Updated 6 years ago
• OpenXiangShan / NEMU
  ☆236Updated this week
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆193Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆159Updated 3 years ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆543Updated last year
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆60Updated 4 months ago
• OSCPU / NutShell-doc
  ☆115Updated 2 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆306Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆352Updated this week
• LvNA-system / labeled-RISC-V
  ☆164Updated 3 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆116Updated this week
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆113Updated 4 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆114Updated 3 weeks ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated 11 months ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆707Updated 3 weeks ago
• runninglinuxkernel / riscv_programming_practice
  ☆178Updated last year
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆104Updated 5 years ago
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆349Updated this week
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆159Updated last week
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆52Updated 10 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆70Updated last year
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆168Updated 6 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆133Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆160Updated 6 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆124Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆592Updated last month
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆82Updated 6 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆45Updated 10 months ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆313Updated 2 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆545Updated 3 months ago