c-sky / xuantie-vector-demos
☆10Updated 4 years ago
Alternatives and similar repositories for xuantie-vector-demos:
Users that are interested in xuantie-vector-demos are comparing it to the libraries listed below
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- ☆42Updated 3 years ago
- ☆10Updated 4 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆54Updated 7 months ago
- RISC-V Nexus Trace TG documentation and reference code☆50Updated 2 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- The demo projects for Allwinner D1 SBC☆24Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆37Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated this week
- ☆86Updated this week
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- RISC-V Summit China 2023☆43Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆64Updated 4 years ago
- ☆85Updated 2 years ago
- Unit tests generator for RVV 1.0☆79Updated this week
- PCI Express controller model☆51Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆36Updated last month
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- ☆33Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆96Updated last year
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆29Updated 7 months ago