c-sky / xuantie-vector-demosLinks
☆10Updated 5 years ago
Alternatives and similar repositories for xuantie-vector-demos
Users that are interested in xuantie-vector-demos are comparing it to the libraries listed below
Sorting:
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆102Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆38Updated last month
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆90Updated last month
- RISC-V Summit China 2023☆40Updated 2 years ago
- ☆42Updated 3 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆67Updated last year
- ☆11Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆37Updated 3 weeks ago
- ☆17Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- RISC-V Matrix Specification☆22Updated 10 months ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- RISC-V Packed SIMD Extension☆151Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Unit tests generator for RVV 1.0☆92Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆84Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago