Light-weight RISC-V RV32IMC microcontroller core.
☆104Mar 4, 2017Updated 9 years ago
Alternatives and similar repositories for kamikaze
Users that are interested in kamikaze are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated last month
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Oct 19, 2019Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆162Feb 28, 2018Updated 8 years ago
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 2 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,841Mar 24, 2021Updated 5 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆95Jan 14, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 64-bit RISC-V processor☆17Nov 30, 2022Updated 3 years ago
- ☆20Nov 17, 2017Updated 8 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Sep 1, 2020Updated 5 years ago
- Simple mono FM Radio.☆51Jun 24, 2016Updated 9 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- simple DSO over Wi-Fi☆115Oct 28, 2016Updated 9 years ago
- Simple general-purpose embedded system code coverage test tool☆47Jul 17, 2018Updated 7 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 8 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆378Jul 12, 2017Updated 8 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- ☆30Dec 15, 2021Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Experiments about Synthetic Aperture Radar☆14Aug 29, 2019Updated 6 years ago