rgwan / kamikazeLinks
Light-weight RISC-V RV32IMC microcontroller core.
☆105Updated 8 years ago
Alternatives and similar repositories for kamikaze
Users that are interested in kamikaze are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- OpenXuantie - OpenE902 Core☆153Updated last year
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- 8051 core☆106Updated 11 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- ☆14Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- turbo 8051☆29Updated 7 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆143Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- I2C controller core☆47Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year