rgwan / kamikaze
Light-weight RISC-V RV32IMC microcontroller core.
☆104Updated 8 years ago
Alternatives and similar repositories for kamikaze:
Users that are interested in kamikaze are comparing it to the libraries listed below
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- LicheeTang 蜂鸟E203 Core☆190Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- OpenXuantie - OpenE906 Core☆137Updated 8 months ago
- Verilog极简教程☆35Updated 5 years ago
- 国产VU13P加速卡资料☆64Updated this week
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 8 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- USB 2.0 Device IP Core☆61Updated 7 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆78Updated 4 years ago
- ☆140Updated 4 years ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- 8051 core☆103Updated 10 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆170Updated 5 years ago
- LicheeTang FPGA Examples☆120Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- OpenRISC 1200 implementation☆165Updated 9 years ago
- Basic RISC-V Test SoC☆114Updated 5 years ago