rgwan / kamikazeLinks
Light-weight RISC-V RV32IMC microcontroller core.
☆104Updated 8 years ago
Alternatives and similar repositories for kamikaze
Users that are interested in kamikaze are comparing it to the libraries listed below
Sorting:
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year
- 8051 core☆108Updated 11 years ago
- OpenXuantie - OpenE906 Core☆142Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆165Updated last year
- 国产VU13P加速卡资料☆79Updated 7 months ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆193Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- ☆144Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- riscv资料、论文等☆144Updated 7 years ago
- turbo 8051☆29Updated 8 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago