Light-weight RISC-V RV32IMC microcontroller core.
☆104Mar 4, 2017Updated 9 years ago
Alternatives and similar repositories for kamikaze
Users that are interested in kamikaze are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 4 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆164Feb 28, 2018Updated 8 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- 64-bit RISC-V processor☆18Nov 30, 2022Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆20Nov 17, 2017Updated 8 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 8 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated 2 weeks ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Simple mono FM Radio.☆50Jun 24, 2016Updated 10 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- simple DSO over Wi-Fi☆117Oct 28, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple general-purpose embedded system code coverage test tool☆47Jul 17, 2018Updated 8 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- an open source uvm verification platform for e200 (riscv)☆30May 5, 2018Updated 8 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Mar 30, 2018Updated 8 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆381Jul 12, 2017Updated 9 years ago
- An open-source microcontroller system based on RISC-V☆1,057Feb 6, 2024Updated 2 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- A portable NES simulator for embedded processors☆38Aug 20, 2021Updated 4 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- USB-Blaster instance on CH55x MCU.☆59Jul 8, 2019Updated 7 years ago
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago