rgwan / kamikazeLinks
Light-weight RISC-V RV32IMC microcontroller core.
☆104Updated 8 years ago
Alternatives and similar repositories for kamikaze
Users that are interested in kamikaze are comparing it to the libraries listed below
Sorting:
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆114Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 6 years ago
- OpenXuantie - OpenE906 Core☆152Updated last year
- 8051 core☆112Updated 11 years ago
- OpenXuantie - OpenE902 Core☆172Updated last year
- ☆145Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆150Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- Verilog极简教程☆36Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆170Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆285Updated 5 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆100Updated last year
- turbo 8051☆29Updated 8 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- OpenRISC 1200 implementation☆178Updated 10 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago