gatecat / SNES_MiSTer_ulx3s
SNES for MiSTer
☆15Updated 4 years ago
Alternatives and similar repositories for SNES_MiSTer_ulx3s:
Users that are interested in SNES_MiSTer_ulx3s are comparing it to the libraries listed below
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- A wishbone controlled FM transmitter hack☆21Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- SD device emulator from ProjectVault☆16Updated 5 years ago
- ☆25Updated 6 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆12Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- CRUVI Standard Specifications☆17Updated 10 months ago
- ☆63Updated 4 years ago