ThomasHornschuh / bonfire-soc-fireantLinks
Bonfire SoC running on FireAnt FPGA Board
☆12Updated last year
Alternatives and similar repositories for bonfire-soc-fireant
Users that are interested in bonfire-soc-fireant are comparing it to the libraries listed below
Sorting:
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆24Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- ☆20Updated last year
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- ☆33Updated 6 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- WISHBONE Builder☆14Updated 8 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Updated 5 years ago
- ☆12Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- AVR Core☆12Updated 10 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A simple PDM microphone interface on FPGA☆12Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Freecores website☆19Updated 8 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year