tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Simplified environment for litex☆14Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Master-thesis-final☆19Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆12Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago