tmeissner / gatemate_experiments
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments:
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Löwe FPGA Board☆12Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last week
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- ☆12Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago