tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆17Updated 2 years ago
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- CRUVI Standard Specifications☆20Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Master-thesis-final☆19Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year