tmeissner / gatemate_experiments
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments:
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 10 months ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆13Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 3 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- ☆44Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- ☆12Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago