tmeissner / gatemate_experiments
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments:
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- ☆12Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Virtual development board for HDL design☆41Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago