tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ☆20Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Template Verilator project for beginners☆12Updated 2 years ago