tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆17Updated 2 years ago
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- CRUVI Standard Specifications☆20Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆51Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Master-thesis-final☆19Updated 2 years ago