tmeissner / gatemate_experiments
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments:
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- ☆12Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- CRUVI Standard Specifications☆19Updated 11 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- ☆45Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A padring generator for ASICs☆25Updated last year