tmeissner / gatemate_experiments
Experiments with Cologne Chip's GateMate FPGA architecture
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for gatemate_experiments
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- USB virtual model in C++ for Verilog☆28Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆13Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Master-thesis-final☆18Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- ☆11Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- ☆43Updated last year
- CRUVI Standard Specifications☆17Updated 6 months ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago