tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆15Updated last year
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆24Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- ☆20Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 8 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week