tmeissner / gatemate_experimentsLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆16Updated last year
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated 2 weeks ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆25Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago