tmeissner / gatemate_experimentsView external linksLinks
Experiments with Cologne Chip's GateMate FPGA architecture
☆17Nov 16, 2023Updated 2 years ago
Alternatives and similar repositories for gatemate_experiments
Users that are interested in gatemate_experiments are comparing it to the libraries listed below
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated last year
- Development Kit☆33Apr 23, 2019Updated 6 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Create video LED displays by RGB LED strips☆15Jan 6, 2019Updated 7 years ago
- ESP32 PS/2 emulator☆15Jan 11, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆50Oct 2, 2015Updated 10 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Dec 8, 2025Updated 2 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 3 months ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Next186 SoC PC☆16Feb 5, 2014Updated 12 years ago
- Next186 PC-XT with Graphics Gremlin☆16Aug 21, 2022Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Prepared CentOS6 in Docker to run Xilinx ISE 14.7☆40Aug 16, 2022Updated 3 years ago