davidthings / tinyfpga_bx_usbserialLinks
USB Serial on the TinyFPGA BX
☆136Updated 4 years ago
Alternatives and similar repositories for tinyfpga_bx_usbserial
Users that are interested in tinyfpga_bx_usbserial are comparing it to the libraries listed below
Sorting:
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆256Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- ☆114Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Ultimate ECP5 development board☆114Updated 6 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆207Updated 2 years ago
- FPGA Odysseus with ULX3S☆68Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆259Updated 6 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆45Updated 2 years ago
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago