maerhart / llhd
A low-level intermediate representation for hardware description languages
☆28Updated 4 years ago
Alternatives and similar repositories for llhd:
Users that are interested in llhd are comparing it to the libraries listed below
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Embedded Universal DSL: a good DSL for us, by us☆32Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- C++ truth table library☆51Updated 10 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated this week
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- RISC-V BSV Specification☆18Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- A powerful and modern open-source architecture description language.☆41Updated 7 years ago
- ☆102Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 3 weeks ago
- Debuggable hardware generator☆67Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆31Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- The LLHD reference simulator.☆37Updated 4 years ago
- CHERI-RISC-V model written in Sail☆57Updated last week
- chipy hdl☆17Updated 6 years ago
- Logic circuit analysis and optimization☆31Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- A Verilog Synthesis Regression Test☆35Updated 10 months ago