maerhart / llhd
A low-level intermediate representation for hardware description languages
☆25Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for llhd
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- Verilog AST☆19Updated 11 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Verilator Porcelain☆37Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆24Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- C++ truth table library☆50Updated 7 months ago
- Logic circuit analysis and optimization☆28Updated 2 weeks ago
- A Hardware Pipeline Description Language☆39Updated last year
- Debuggable hardware generator☆67Updated last year
- chipy hdl☆17Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- The LLHD reference simulator.☆36Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆28Updated this week
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- A powerful and modern open-source architecture description language.☆40Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆32Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 7 months ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- ☆101Updated 2 years ago
- ☆18Updated 9 years ago