maerhart / llhdLinks
A low-level intermediate representation for hardware description languages
☆28Updated 5 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below
Sorting:
- ☆104Updated 3 years ago
- RTLCheck☆22Updated 7 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 7 months ago
- C++ truth table library☆61Updated 2 months ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Logic circuit analysis and optimization☆42Updated 2 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago
- Verilog AST☆21Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Testing processors with Random Instruction Generation☆47Updated last week
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆80Updated this week
- Libre Silicon Compiler☆22Updated 4 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- The LLHD reference simulator.☆39Updated 5 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆18Updated last week