wzab / agwb
Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
☆12Updated last year
Alternatives and similar repositories for agwb:
Users that are interested in agwb are comparing it to the libraries listed below
- VHDL related news.☆25Updated this week
- VHDL String Formatting Library☆24Updated 11 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 2 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Interface definitions for VHDL-2019.☆12Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- VHDL dependency analyzer☆23Updated 5 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆11Updated 2 months ago
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- A VHDL Core Library.☆17Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆44Updated 2 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 4 years ago
- Playing around with Formal Verification of Verilog and VHDL☆55Updated 4 years ago
- VHDL plugin for RgGen☆12Updated last month
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Generator for VHDL regular expression matchers☆14Updated 4 years ago
- GHDL C extensions☆11Updated 5 years ago
- ☆33Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆50Updated 6 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Python interface for cross-calling with HDL☆31Updated 2 weeks ago