wzab / agwbLinks
Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
☆12Updated last month
Alternatives and similar repositories for agwb
Users that are interested in agwb are comparing it to the libraries listed below
Sorting:
- VHDL String Formatting Library☆25Updated last year
- VHDL related news.☆26Updated this week
- A VHDL Core Library.☆17Updated 8 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 8 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆55Updated 2 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆47Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆50Updated this week
- Interface definitions for VHDL-2019.☆27Updated 2 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆28Updated 3 weeks ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆12Updated 4 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated 3 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- VHDL plugin for RgGen☆13Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- GHDL C extensions☆11Updated 5 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated 2 weeks ago
- Generator for VHDL regular expression matchers☆15Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated 2 weeks ago
- ☆33Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year