wzab / agwb
Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
☆12Updated 9 months ago
Related projects: ⓘ
- VHDL String Formatting Library☆23Updated 4 months ago
- VHDL related news.☆24Updated this week
- VHDLproc is a VHDL preprocessor☆25Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆27Updated this week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆13Updated 5 months ago
- ☆10Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆11Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- VHDL dependency analyzer☆21Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 6 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆40Updated 2 years ago
- Example of Test Driven Design with VUnit☆12Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆13Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆39Updated 8 months ago
- Standard and Curated cores, tested and working.☆11Updated last year
- A VHDL Core Library.☆17Updated 7 years ago
- VHDL plugin for RgGen☆11Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- ☆20Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆52Updated 3 years ago
- ☆19Updated 4 years ago
- ☆21Updated this week
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆17Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆21Updated 3 years ago
- SystemVerilog Linter based on pyslang☆19Updated 6 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆20Updated 9 months ago
- VHDL package to provide C-like string formatting☆14Updated 2 years ago
- ☆25Updated last year