Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
☆12Sep 1, 2026Updated this week
Alternatives and similar repositories for agwb
Users that are interested in agwb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL related news.☆27Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated 3 weeks ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆21Jul 5, 2017Updated 9 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- ☆20May 5, 2020Updated 6 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆16May 13, 2022Updated 4 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Cross-platform clipboard access in Go☆12Nov 6, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆39Updated this week
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated 2 years ago