GuzTech / ulx3s-nmigen-examples
nMigen examples for the ULX3S board
☆16Updated 4 years ago
Alternatives and similar repositories for ulx3s-nmigen-examples:
Users that are interested in ulx3s-nmigen-examples are comparing it to the libraries listed below
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- PMOD boards for ULX3S☆43Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- ☆10Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- ☆12Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- CRUVI Standard Specifications☆19Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 weeks ago
- Cross compile FPGA tools☆22Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago