davidharrishmc / cvw
Configurable RISC-V Processor
☆21Updated this week
Alternatives and similar repositories for cvw:
Users that are interested in cvw are comparing it to the libraries listed below
- A pipelined RISC-V processor☆48Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆95Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆64Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆77Updated 4 months ago
- ☆18Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆35Updated 2 years ago
- sump3 logic analyzer☆17Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Virtual Development Board☆58Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- ☆58Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆93Updated 6 months ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆49Updated last week
- KISCV, a KISS principle riscv32i CPU☆21Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆48Updated this week
- Demo projects for various Kintex FPGA boards☆48Updated 7 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆143Updated 3 years ago
- FPGA Odysseus with ULX3S☆64Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 6 months ago