davidharrishmc / cvw
Configurable RISC-V Processor
☆21Updated 3 weeks ago
Alternatives and similar repositories for cvw:
Users that are interested in cvw are comparing it to the libraries listed below
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- A pipelined RISC-V processor☆55Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Virtual Development Board☆59Updated 3 years ago
- ☆20Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated 2 weeks ago
- Doom classic port to lightweight RISC‑V☆88Updated 2 years ago
- ☆15Updated last year
- sump3 logic analyzer☆19Updated 3 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆96Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆59Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- ☆29Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- KISCV, a KISS principle riscv32i CPU☆21Updated 2 months ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆53Updated last year
- PicoRV☆44Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- ☆33Updated last year