davidharrishmc / cvwLinks
Configurable RISC-V Processor
☆20Updated last week
Alternatives and similar repositories for cvw
Users that are interested in cvw are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Virtual Development Board☆64Updated 4 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- KISCV, a KISS principle riscv32i CPU☆26Updated last year
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- ☆20Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- sump3 logic analyzer☆31Updated last month
- FPGA dev board based on Lattice iCE40 8k☆76Updated 5 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ☆71Updated last year
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- ☆21Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week